Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Ming Zhang Shanbhag, N.R. |
| Copyright Year | 2005 |
| Description | Author affiliation: Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA (Ming Zhang; Shanbhag, N.R.) |
| Abstract | We present a novel CMOS design style that effectively reduces the impact of radiation-induced single event transients (SET) on logic circuits. This design style can be used in both static and dynamic CMOS circuits, and does not require any passive elements such as resistors or capacitors. A static circuit designed in the proposed style has two output ports while a dynamic circuit has one. This design style achieves SET mitigation by incorporating two techniques simultaneously: (1) transistors that are closest to the output terminals are placed in isolated wells and their body terminals tied to the corresponding source terminals - the resulting low electric fields across the drain-body and source-body junctions significantly weaken the charge collection efficiency; (2) SETs caused by charge collection near other transistors outside the isolated wells are attenuated via voltage division. Simulations show that in an inverter chain, one inverter stage is sufficient to attenuate the SET generated in the previous stage. This indicates that the soft error rate of a clock distribution network made of hardened inverters is only limited by the last stage, where the local clock signals are applied to sequential logic circuits or the dual outputs are converted to a single output. A hardened D-latch implemented in proposed design style is shown to have a critical charge value of at least 100 fC, as compared to the value of 7.5 fC for a conventional D-latch. Design examples of complex combinational static and dynamic circuits are also described and simulation results are presented. |
| Sponsorship | IEEE Electron Devices Soc. IEEE Reliability Soc |
| Starting Page | 223 |
| Ending Page | 229 |
| File Size | 1259907 |
| Page Count | 7 |
| File Format | |
| ISBN | 0780388038 |
| DOI | 10.1109/RELPHY.2005.1493088 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2005-04-17 |
| Publisher Place | USA |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | CMOS logic circuits Logic circuits Clocks Sequential circuits Inverters Error analysis Resistors Neutrons Logic arrays Degradation |
| Content Type | Text |
| Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|