NDLI: Integration of code optimization and hardware exploration for a VLIW architecture by using fuzzy control system

Content Provider	IEEE Xplore Digital Library
Author	Xiaoyan Jia Fettweis, G.
Copyright Year	2011
Description	Author affiliation: Vodafone Chair Mobile Communication Systems, Dresden University of Technology, Germany (Xiaoyan Jia; Fettweis, G.)
Abstract	The Synchronous Transfer Architecture is a low power architecture of VLIW processor, which enables the direct data routing through buffered output ports of functional units. To improve the system efficiency of STA, in this paper we propose a novel approach to integrate compiler techniques with architecture exploration: A fuzzy control system is implemented to help the compiler back-end determine the optimal configuration of the STA processor and the corresponding target VLIW for different applications. This approach achieves the integration of the optimizations of code generation and hardware design. According to our studies, the drop in execution time is between 18% and 43% compared to the compiled ARM assembly code. Up to 42.4% register read and 67.9% register write operations are cut down on average. Except for reding the input data and writing back the results, all the other memory accesses for ARM architecture are avoided, giving us a dramatic reduction in the power consumption. Finally, the novel approach enjoys short compilation time and less complex implementation.
Starting Page	36
Ending Page	41
File Size	1834263
Page Count	6
File Format	PDF
ISBN	9781457716164
ISSN	21641706
e-ISBN	9781457716171
e-ISBN	9781457716157
DOI	10.1109/SOCC.2011.6085072
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-26
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Registers Hardware VLIW Fuzzy control Computer architecture Assembly Optimization Fuzzy Control System Low Power TTA
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Integration of Code Optimization and Hardware Exploration for A VLIW Architecture by Using Fuzzy Control System

MOVE-Pro: A low power and high code density TTA architecture

SynZEN: A hybrid TTA/VLIW architecture with a distributed register file

Dynamic Operands Insertion for VLIW Architecture with a Reduced Bit-width Instruction Set

A fast design space exploration for VLIW architectures

A methodology for accurate performance evaluation in architecture exploration

Mixed-length SIMD code generation for VLIW architectures with multiple native vector-widths

CoreVA: A Configurable Resource-Efficient VLIW Processor Architecture

Design Space Exploration for a Custom VLIW Architecture: Direct Photo Printer Hardware Setting Using VEX Compiler

Integration of code optimization and hardware exploration for a VLIW architecture by using fuzzy control system

Similar Documents

Integration of Code Optimization and Hardware Exploration for A VLIW Architecture by Using Fuzzy Control System

MOVE-Pro: A low power and high code density TTA architecture

SynZEN: A hybrid TTA/VLIW architecture with a distributed register file

Dynamic Operands Insertion for VLIW Architecture with a Reduced Bit-width Instruction Set

A fast design space exploration for VLIW architectures

A methodology for accurate performance evaluation in architecture exploration

Mixed-length SIMD code generation for VLIW architectures with multiple native vector-widths

CoreVA: A Configurable Resource-Efficient VLIW Processor Architecture

Design Space Exploration for a Custom VLIW Architecture: Direct Photo Printer Hardware Setting Using VEX Compiler

Integration of code optimization and hardware exploration for a VLIW architecture by using fuzzy control system