NDLI: Gate oxide integrity failure caused by molybdenum contamination introduced in the ion implantation

Content Provider	IEEE Xplore Digital Library
Author	Gui, D. Huang, Y.H. Ang, G.B. Xing, Z.X. Mo, Z.Q. Hua, Y.N. Teong, J.
Copyright Year	2008
Description	Author affiliation: Chartered Semicond. Mfg Ltd., Singapore (Gui, D.; Huang, Y.H.; Ang, G.B.; Xing, Z.X.; Mo, Z.Q.; Hua, Y.N.; Teong, J.)
Abstract	The gate oxide is the most fragile element of metal-oxide-semiconductor (MOS) transistor. Metal contamination is fatal to gate oxide integrity because metallic contamination in the gate oxide leads to high leak current and even gate oxide breakdown. In this paper, a case of gate oxide integrity failure was investigated. The fact that the emission spot locates in the bulk area instead of poly edge excludes the possibility of failure cause of poly/spacer etch, gate oxide thinning at the edge or gate oxide thinning at STI corner issue. Molybdenum (Mo) contamination was detected in the gate oxide of NMOS using magnetic sector secondary ion mass spectrometry because of its excellent sensitivity. The results showed that Mo contamination is introduced in the process of germanium pre-amorphization implantation mainly in the form of $(^{98}Mo^{12}C^{19}F_{2})^{++},$ which has the same nominal mass to charge ratio as $^{74}Ge^{+}.$ The different properties of poly-Si resulted in that NMOS but not PMOS was affected by the Mo contamination. Unlike iron (Fe) contamination, Mo contamination is rarely reported in the GOI failure. On the basis of that, suggestions have been proposed to greatly suppress the Mo contamination.
Starting Page	1
Ending Page	4
File Size	184150
Page Count	4
File Format	PDF
ISBN	9781424420391
DOI	10.1109/IPFA.2008.4588204
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-07
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates Contamination Silicon Iron MOS devices Metals Capacitors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The effect of ion implantation on the gate oxide integrity of SOI wafers

Study of reliability physics on high-k/metal gate and power devices

Study on solid phase epitaxy formed embedded SiC by tilted cluster carbon ion implantation

Ion-implantation-based low-cost Hk/MG process for CMOS low-power application

Degradation in a Molybdenum-Gate MOS Structure Caused by N + Ion Implantation for Work Function Control

Gate-stack engineering for self-aligned Ge-gate/SiO2/SiGe-channel Insta-MOS devices

High-k/metal gate system and related issues

Deuterium implantation at the back-end of line for the improvement of gate oxide reliability in nano-scale MOSFETs

The study of flat-band voltage shift using arsenic ion-implantation with High-k/Metal Inserted Poly Si gate stacks

Gate oxide integrity failure caused by molybdenum contamination introduced in the ion implantation

Similar Documents

The effect of ion implantation on the gate oxide integrity of SOI wafers

Study of reliability physics on high-k/metal gate and power devices

Study on solid phase epitaxy formed embedded SiC by tilted cluster carbon ion implantation

Ion-implantation-based low-cost Hk/MG process for CMOS low-power application

Degradation in a Molybdenum-Gate MOS Structure Caused by N + Ion Implantation for Work Function Control

Gate-stack engineering for self-aligned Ge-gate/SiO2/SiGe-channel Insta-MOS devices

High-k/metal gate system and related issues

Deuterium implantation at the back-end of line for the improvement of gate oxide reliability in nano-scale MOSFETs

The study of flat-band voltage shift using arsenic ion-implantation with High-k/Metal Inserted Poly Si gate stacks

Gate oxide integrity failure caused by molybdenum contamination introduced in the ion implantation