NDLI: Resolving parameter reference management in IP-XACT using Kactus2

Content Provider	IEEE Xplore Digital Library
Author	Pekkarinen, E. Teuho, M. Salminen, E. Hamalainen, T.D.
Copyright Year	2015
Description	Author affiliation: Dept. of Pervasive Comput., Tampere Univ. of Technol., Tampere, Finland (Pekkarinen, E.; Teuho, M.; Salminen, E.; Hamalainen, T.D.)
Abstract	Modern VLSI and FPGA chip designs utilize automated generation of the structure and component configuration for different product variations. This is based on re-usable, parametrized library components, and tools for definition, assembly, configuration and generation of final HW and SW code. A product version includes several structural hierarchies, in which each component is independently reusable and must be configured for the specific product context. IEEE 1685 "IP-XACT" standardizes the component and design descriptions and the overall process. Still the challenges are very large parameter space, name-based referencing and propagation of parameter values. Practical user problems are careless parameter renaming, duplicate names, and removing a parameter definition without first removing all references to it. In this paper, we present solutions to these problems implemented in Kactus2 v2.7 that is an open-source IP-XACT tool. Our basis is automatic identifier generation and referencing. This required major changes for Kactus2 import wizards, generators as well as expression editors and evaluators. The implementation was carried out in C++/Qt5 and we modified and added 5k LOC compared to Kactus2 v2.6. According to several use cases analysis the new solution practically eliminates the user errors in the parameter referencing, which significantly improves productivity.
Sponsorship	IEEE
Starting Page	002765
Ending Page	002770
File Size	454809
Page Count	6
File Format	PDF
e-ISBN	9781479917624
DOI	10.1109/IECON.2015.7392520
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-11-09
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware design languages Libraries Generators Standards Field programmable gate arrays Assembly Open source software Kactus2 reuse generation parameter configuration IP-XACT System Verilog
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Integration of TTA processor tools to Kactus2 IP-XACT design flow

System-on-Chip deployment with MCAPI abstraction and IP-XACT metadata

Kactus2: Environment for Embedded Product Development Using IP-XACT and MCAPI

IP-XACT and marte based approach for partially reconfigurable systems-on-chip

evercodeML: A formal language for SoC integration

FBDtoVerilog 2.0: An Automatic Translation of FBD into Verilog to Develop FPGA

High-level modelling and automatic generation of dynamicaly reconfigurable systems

VPP - a Verilog HDL simulation and generation library for C++

Verilog HDL based FPGA design

Resolving parameter reference management in IP-XACT using Kactus2

Similar Documents

Integration of TTA processor tools to Kactus2 IP-XACT design flow

System-on-Chip deployment with MCAPI abstraction and IP-XACT metadata

Kactus2: Environment for Embedded Product Development Using IP-XACT and MCAPI

IP-XACT and marte based approach for partially reconfigurable systems-on-chip

evercodeML: A formal language for SoC integration

FBDtoVerilog 2.0: An Automatic Translation of FBD into Verilog to Develop FPGA

High-level modelling and automatic generation of dynamicaly reconfigurable systems

VPP - a Verilog HDL simulation and generation library for C++

Verilog HDL based FPGA design

Resolving parameter reference management in IP-XACT using Kactus2