NDLI: A −115dB PSRR CMOS bandgap reference with a novel voltage self-regulating technique

Content Provider	IEEE Xplore Digital Library
Author	Yuanming Zhu Fei Liu Yajuan Yang Guocheng Huang Tao Yin Haigang Yang
Copyright Year	2014
Description	Author affiliation: Syst. on Programmable Chip Res. Dept., Inst. of Electron., Beijing, China (Fei Liu; Tao Yin; Haigang Yang) \|\| Univ. of Chinese Acad. of Sci., Beijing, China (Yuanming Zhu; Yajuan Yang; Guocheng Huang)
Abstract	A novel high PSRR bandgap reference is presented in this paper. Neither operational amplifiers nor any filtering capacitor are used in this design. The circuit employs a self-regulating technique to significantly suppress the supply noise over a broad frequency range. And the problem of supply coupling noise caused by the traditional start-up circuit is also avoided by an improved design. The whole circuit has been implemented in 0.18μm standard CMOS process. Experimental results demonstrate that the PSRR of the voltage reference has achieved -115dB@DC and -90dB@10MHz. A temperature coefficient of 11.68 ppm/°C is obtained in the range of -40°C to 125°C. The current consumption for voltage self-regulating circuit proposed is only 42μA.
Sponsorship	IEEE Electron Dev. Soc.
Starting Page	1
Ending Page	4
File Size	169638
Page Count	4
File Format	PDF
ISBN	9781479932863
DOI	10.1109/CICC.2014.6946006
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Photonic band gap Temperature measurement Noise Voltage measurement Voltage control Generators Semiconductor device measurement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 0.9-V high-PSRR bandgap with self-cascode current mirror

New low voltage, high PSRR, CMOS bandgap voltage reference

A curvature compensated bandgap reference with low drift and low noise

A CMOS bandgap and sub-bandgap voltage reference circuits for nanowatt power LSIs

A 1-volt, high PSRR, CMOS bandgap voltage reference

A 443-µA 37.8-nV/√Hz CMOS multi-stage bandgap voltage reference

Low-voltage bandgap reference with temperature compensation based on a threshold voltage technique

Design of a high precision bandgap voltage reference

A CMOS bandgap reference with high PSRR and improved temperature stability for system-on-chip applications

A −115dB PSRR CMOS bandgap reference with a novel voltage self-regulating technique

Similar Documents

A 0.9-V high-PSRR bandgap with self-cascode current mirror

New low voltage, high PSRR, CMOS bandgap voltage reference

A curvature compensated bandgap reference with low drift and low noise

A CMOS bandgap and sub-bandgap voltage reference circuits for nanowatt power LSIs

A 1-volt, high PSRR, CMOS bandgap voltage reference

A 443-µA 37.8-nV/√Hz CMOS multi-stage bandgap voltage reference

Low-voltage bandgap reference with temperature compensation based on a threshold voltage technique

Design of a high precision bandgap voltage reference

A CMOS bandgap reference with high PSRR and improved temperature stability for system-on-chip applications

A −115dB PSRR CMOS bandgap reference with a novel voltage self-regulating technique