NDLI: A hybrid SAR-VCO ΔΣ ADC with first-order noise shaping

Content Provider	IEEE Xplore Digital Library
Author	Sanyal, A. Ragab, K. Long Chen Viswanathan, T.R. Shouli Yan Nan Sun
Copyright Year	2014
Description	Author affiliation: Silicon Labs., Austin, TX, USA (Shouli Yan) \|\| Univ. of Texas at Austin, Austin, TX, USA (Sanyal, A.; Ragab, K.; Long Chen; Viswanathan, T.R.; Nan Sun)
Abstract	A scaling-friendly, hybrid, two-stage ΔΣ ADC with a 5-bit SAR as first stage and a VCO as second stage is presented in this work. Since the VCO can provide fine quantization for small signals in the time-domain, it is used to directly quantize the SAR residue without OTA-based residue amplification. Also, having a small input swing obviates the need for VCO non-linearity calibration. The VCO phase overflow problem is solved by using a counter to record the number of overflows, thus allowing a variable sampling rate. Since the VCO phase and counter are never reset, the VCO's first-order noise-shaping capability is retained. A prototype ADC in an 180 nm process achieves 73 dB SNDR over 2.2 MHz bandwidth and consumes 5 mW from a 1.8V supply while sampling at 35 MHz.
Sponsorship	IEEE Electron Dev. Soc.
Starting Page	1
Ending Page	4
File Size	1030472
Page Count	4
File Format	PDF
ISBN	9781479932863
DOI	10.1109/CICC.2014.6946082
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage-controlled oscillators Quantization (signal) Noise Radiation detectors Switches Calibration Linearity noise shaping analog to digital converters (ADC) voltage controlled oscillator (VCO) two stage ADC successive approximation register (SAR)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 12b ENOB, 2.5MHz-BW, 4.8mW VCO-based 0–1 MASH ADC with direct digital background nonlinearity calibration

High-linearity SAR-VCO MASH ΔΣ ADC with second-order noise shaping

Two-stage ΔΣ ADC with noise-coupled VCO-based quantizer

A Time-Domain High-Order MASH $DeltaSigma$ ADC Using Voltage-Controlled Gated-Ring Oscillator

A Discrete-Time Input $DeltaSigma$ ADC Architecture Using a Dual-VCO-Based Integrator

Conception and Simulation of a 2-Then-1-Bit/Cycle Noise-Shaping SAR ADC

A Two-Stage ADC Architecture With VCO-Based Second Stage

0.18um low voltage 12-bit successive-approximation-register analog-to-digital converter (SAR ADC)

Second-order VCO-based ΔΣ ADC using a modified DPLL

A hybrid SAR-VCO ΔΣ ADC with first-order noise shaping

Similar Documents

A 12b ENOB, 2.5MHz-BW, 4.8mW VCO-based 0–1 MASH ADC with direct digital background nonlinearity calibration

High-linearity SAR-VCO MASH ΔΣ ADC with second-order noise shaping

Two-stage ΔΣ ADC with noise-coupled VCO-based quantizer

A Time-Domain High-Order MASH $DeltaSigma$ ADC Using Voltage-Controlled Gated-Ring Oscillator

A Discrete-Time Input $DeltaSigma$ ADC Architecture Using a Dual-VCO-Based Integrator

Conception and Simulation of a 2-Then-1-Bit/Cycle Noise-Shaping SAR ADC

A Two-Stage ADC Architecture With VCO-Based Second Stage

0.18um low voltage 12-bit successive-approximation-register analog-to-digital converter (SAR ADC)

Second-order VCO-based ΔΣ ADC using a modified DPLL

A hybrid SAR-VCO ΔΣ ADC with first-order noise shaping