NDLI: Multilevel tree fusion for robust clock networks

Content Provider	IEEE Xplore Digital Library
Author	Dong-Jin Lee Markov, I.L.
Copyright Year	2011
Description	Author affiliation: University of Michigan, 2260 Hayward St., Ann Arbor, MI 48109-2121 (Dong-Jin Lee; Markov, I.L.)
Abstract	Recent improvements in clock-tree and mesh-based topologies maintain a healthy competition between the two. Trees require much smaller capacitance, but meshes are naturally robust against process variation and can accommodate late design changes. Cross-link insertion has been advocated to make trees more robust, but is limited in practice to short distances. In this work we develop a novel non-tree topology that fuses several clock trees to create large-scale redundancy in a clock network. Empirical validation shows that our novel clock-network structure incrementally enhances robustness to satisfy given variation constraints. Our implementation called Contango3.0 produces robust clock networks even for challenging skew limits, without parallel buffering used by other implementations. It also offers a fine trade-off between power and robustness, increasing the capacitance of the initial tree by less than 60%, which results in 2.3× greater power efficiency than mesh structures.
Starting Page	632
Ending Page	639
File Size	949786
Page Count	8
File Format	PDF
ISBN	9781457713996
ISSN	10923152
e-ISBN	9781457714009
e-ISBN	9781457713989
DOI	10.1109/ICCAD.2011.6105396
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-11-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Robustness Topology Delay Vegetation Network topology Capacitance
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multilevel tree fusion for robust clock networks

Algorithmic tuning of clock trees and derived non-tree structures

Local clock skew minimization using blockage-aware mixed tree-mesh clock network

General framework for removal of clock network pessimism

Low-power clock trees for CPUs

Clock-tree routing realizing a clock-schedule for semi-synchronous circuits

Cost-Effective Robustness in Clock Networks Using Near-Tree Structures

Robust Clock Tree Routing in the Presence of Process Variations

Optimal Useful Clock Skew Scheduling In the Presence of Variations Using Robust ILP Formulations

Multilevel tree fusion for robust clock networks

Similar Documents

Multilevel tree fusion for robust clock networks

Algorithmic tuning of clock trees and derived non-tree structures

Local clock skew minimization using blockage-aware mixed tree-mesh clock network

General framework for removal of clock network pessimism

Low-power clock trees for CPUs

Clock-tree routing realizing a clock-schedule for semi-synchronous circuits

Cost-Effective Robustness in Clock Networks Using Near-Tree Structures

Robust Clock Tree Routing in the Presence of Process Variations

Optimal Useful Clock Skew Scheduling In the Presence of Variations Using Robust ILP Formulations

Multilevel tree fusion for robust clock networks