Please wait, while we are loading the content...
Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Sekhar, V.N. Lee Jun Su Hong, J.S.T.W. Chen Bangtao |
| Copyright Year | 2013 |
| Description | Author affiliation: Inst. of Microelectron., A*STAR (Agency for Sci., Technol. & Res.), Singapore, Singapore (Sekhar, V.N.; Lee Jun Su; Hong, J.S.T.W.; Chen Bangtao) |
| Abstract | In this study, heterogeneous multi-chip stacking with three chips has been demonstrated for 100 μm thin chips using CuSn bonding. Two different die sizes 12×12mm and 3×3mm have been considered and studied. The width of bonding seal rings is 100 μm. For a hermeticity test, cavity chips were bonded to obtain the proper cavity volume of helium leak test as per MIL-STD 883E. The cavity chip size is identical with full wafer thickness and the cavities dimension as 10 mm × 10 mm × 200 μm. In order to stack three dies, CuSn seal rings were patterned onto the front and bottom side of 8” wafers. After patterning CuSn seal rings, the device wafers were temporarily bonded onto carrier wafers as flipped over, and then wafer thinning to 100μm thickness was done. Alignment bonding has been carried out during temporary bonding process. The identical seal ring patterns were processed onto the thinned device wafers. After backside processing of device wafers, thermal slide-off de-bonding method has been employed for de-bonding. The double side patterned wafers were successfully de-bonded for the wafer thicknesses of 100 μm. Cavity chip wafers were fabricated by using Si DRIE process. |
| Sponsorship | IEEE Singapore Sect. |
| Starting Page | 135 |
| Ending Page | 138 |
| File Size | 1363726 |
| Page Count | 4 |
| File Format | |
| e-ISBN | 9781479928347 |
| DOI | 10.1109/EPTC.2013.6745699 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2013-12-11 |
| Publisher Place | Singapore |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Bonding Stacking Reliability Cavity resonators Seals Three-dimensional displays |
| Content Type | Text |
| Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|