NDLI: A distributed arithmetic hardware architecture for real-time Hough transform based segmentation

Content Provider	IEEE Xplore Digital Library
Author	Mayasandra, K. Ladak, H.M. Wei Wang
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of Western Ontario, London, Ont. (Mayasandra, K.; Ladak, H.M.; Wei Wang)
Abstract	Real-time segmentation and tracking of biopsy needles is a very important part of image-guided surgery. Since the needle appears as a straight line in medical images, the Hough transform for straight-line detection is a natural and powerful choice for needle segmentation. However, the transform is computationally expensive, and in the standard form is ineffective for real-time segmentation applications. We propose a dedicated hardware architecture for the Hough transform based on distributed arithmetic (DA) principles that results in a real-time implementation. This architecture exploits the inherent parallelism of the Hough transform, and reduces the overall computation time. This procedure, combined with the parallel structure significantly reduces computation times, thus facilitating real-time implementation. The DA-Hough transform architecture has been implemented using the Xilinx FPGA. For a 256times256 image, the proposed design takes 0.1 ms to 1.2 ms to process the Hough transform when the feature points in the image are varied from 2% to 50% of the total image, which are well within the bounds of real-time operation, and thus can facilitate needle segmentation in real time
Starting Page	1469
Ending Page	1472
File Size	410344
Page Count	4
File Format	PDF
ISBN	0780388852
ISSN	08407789
DOI	10.1109/CCECE.2005.1557257
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-01
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Arithmetic Hardware Image segmentation Needles Computer architecture Concurrent computing Biopsy Surgery Biomedical imaging Parallel processing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A distributed arithmetic hardware architecture for real-time hough-transform-based segmentation

Video-rate Hough transform implementation on the SIMD/MIMD parallel architecture GFLOPS

GPU accelerated fuzzy connected image segmentation by using CUDA

Parallelizing the Hough Transform Computation

Parallel architectures for computing the Hough transform and CT image reconstruction

A real-time processor for the Hough transform

FPGA-based Real Time Embedded Hough Transform Architecture for circles detection

A New Real Time Object Segmentation and Tracking Algorithm and its Parallel Hardware Architecture

Systolic Arithmetic Architectures

A distributed arithmetic hardware architecture for real-time Hough transform based segmentation

Similar Documents

A distributed arithmetic hardware architecture for real-time hough-transform-based segmentation

Video-rate Hough transform implementation on the SIMD/MIMD parallel architecture GFLOPS

GPU accelerated fuzzy connected image segmentation by using CUDA

Parallelizing the Hough Transform Computation

Parallel architectures for computing the Hough transform and CT image reconstruction

A real-time processor for the Hough transform

FPGA-based Real Time Embedded Hough Transform Architecture for circles detection

A New Real Time Object Segmentation and Tracking Algorithm and its Parallel Hardware Architecture

Systolic Arithmetic Architectures

A distributed arithmetic hardware architecture for real-time Hough transform based segmentation