NDLI: Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control

Content Provider	IEEE Xplore Digital Library
Author	Ke Zhong Dutt, S.
Copyright Year	2002
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Illinois Univ., Chicago, IL, USA (Ke Zhong; Dutt, S.)
Abstract	This paper addresses the problem of tackling multiple constraints simultaneously during a partitioning driven placement (PDP) process, where a larger solution space is available for constraint-satisfying optimization compared to post-placement methods. A general methodology of multi-constraint satisfaction that balances violation correction and primary optimization is presented. A number of techniques are introduced to ensure its convergence and enhance its solution search capability with intermediate relaxation. Application of our approach to congestion control modeled as pin density and external net distribution balance constraints shows it effectively reduces overall congestion by 14.3% and improves chip area by 8.9%, with reasonable running time and only 1.6% increase in wire length. As far as we know, this is the first time an approach to congestion reduction during placement optimization produced good congestion improvement with very small wire length increase.
Sponsorship	ACM EDA Consortium IEEE SSCS
Starting Page	854
Ending Page	859
File Size	861275
Page Count	6
File Format	PDF
ISBN	1581134614
ISSN	0738100X
DOI	10.1109/DAC.2002.1012741
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-06-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Constraint optimization Programmable logic arrays Wire Circuits Partitioning algorithms Permission Crosstalk Timing Space exploration Algorithm design and analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control

Timing optimization of FPGA placements by logic replication

A simultaneous placement and global routing algorithm for FPGAs with power optimization

Cycle time optimization by timing driven placement with simultaneous netlist transformations

A performance driven hierarchical partitioning placement algorithm

Fast FPGA placement algorithm using Quantum Genetic Algorithm with Simulated Annealing

Discrete and continuous particle swarm optimization for FPGA placement

Generic global placement and floorplanning

FPGA technology mapping optimization by rewiring algorithms

Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control

Similar Documents

Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control

Timing optimization of FPGA placements by logic replication

A simultaneous placement and global routing algorithm for FPGAs with power optimization

Cycle time optimization by timing driven placement with simultaneous netlist transformations

A performance driven hierarchical partitioning placement algorithm

Fast FPGA placement algorithm using Quantum Genetic Algorithm with Simulated Annealing

Discrete and continuous particle swarm optimization for FPGA placement

Generic global placement and floorplanning

FPGA technology mapping optimization by rewiring algorithms

Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control