NDLI: Optimal design of delta-sigma ADCs by design space exploration

Content Provider	IEEE Xplore Digital Library
Author	Bajdechi, O. Gielen, G. Huijsing, J.H.
Copyright Year	2002
Description	Author affiliation: Delft Univ. of Technol., Netherlands (Bajdechi, O.)
Abstract	An algorithm for architecture-level exploration of /spl Delta//spl Sigma/ ADC design space is presented. The algorithm finds an optimal solution by exhaustively exploring both single-loop and cascaded architectures, with single-bit or multi-bit quantizer, for a range of oversampling ratios. A fast filter-level step evaluates the performance of all loop-filter topologies and passes the accepted solutions to the architecture-level optimization step which maps the filters on feasible architectures and evaluates their performance. The power consumption of each accepted architecture is estimated and the best top-ten solutions in terms of the ratio of peak SNDR versus power consumption are further optimized for yield. Experimental results for two different design targets are presented. They show that previously published solutions are among the best architectures for a given target but that better solutions can be designed.
Sponsorship	ACM EDA Consortium IEEE SSCS
Starting Page	443
Ending Page	448
File Size	609009
Page Count	6
File Format	PDF
ISBN	1581134614
ISSN	0738100X
DOI	10.1109/DAC.2002.1012666
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-06-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Space exploration Space technology Energy consumption Computer architecture Topology Computer applications Design automation Permission CMOS technology Analytical models
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Systematic design exploration of delta-sigma ADCs

Optimal design of delta-sigma ADCs by design space exploration

Optimal Design of Delta-Sigma ADCs by Design Space Exploration (2002)

A design framework to efficiently explore energy-delay tradeoffs

Power-aware evaluation flowfor digital decimation filter architectures for high-speed ADCS

Power aware combination of transposed-form and direct-form FIR polyphase decimators for Sigma-Delta ADCs

A 3.3mw 91dB SNR sigma-delta modulator in 0.18μm CMOS process

Quick design of high-performance /spl Sigma//spl Delta/ modulators using CAD tools: a 16.4 b 1.71 mW CMOS /spl Sigma//spl Delta/M for 9.6 ksample/s A/D conversion

Generic design space exploration for reconfigurable architectures

Optimal design of delta-sigma ADCs by design space exploration

Similar Documents

Systematic design exploration of delta-sigma ADCs

Optimal design of delta-sigma ADCs by design space exploration

Optimal Design of Delta-Sigma ADCs by Design Space Exploration (2002)

A design framework to efficiently explore energy-delay tradeoffs

Power-aware evaluation flowfor digital decimation filter architectures for high-speed ADCS

Power aware combination of transposed-form and direct-form FIR polyphase decimators for Sigma-Delta ADCs

A 3.3mw 91dB SNR sigma-delta modulator in 0.18μm CMOS process

Quick design of high-performance /spl Sigma//spl Delta/ modulators using CAD tools: a 16.4 b 1.71 mW CMOS /spl Sigma//spl Delta/M for 9.6 ksample/s A/D conversion

Generic design space exploration for reconfigurable architectures

Optimal design of delta-sigma ADCs by design space exploration