NDLI: Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach

Content Provider	IEEE Xplore Digital Library
Author	Le Kang Yici Cai Yi Zou Jin Shi Xianlong Hong Tan, S.X.-D.
Copyright Year	2007
Description	Author affiliation: Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing (Le Kang; Yici Cai; Yi Zou; Jin Shi; Xianlong Hong)
Abstract	This paper proposes a fast and practical decoupling capacitor (decap) budgeting algorithm to optimize the power ground (P/G) network design. The new method adopts a modified random walk process to partition the circuit. Then, by utilizing the isolation property of decaps, this new method avoids solving the large nonlinear programming problem in traditional decap optimization process. Also, this method integrates leakage currents optimization algorithm using a refined leakage model. Experimental results demonstrate that our proposed method achieves approximate a 10times speed up over the heuristic method based on sensitivity and only about 6% decap area deviation from the optimal budget using the programming method.
Starting Page	751
Ending Page	756
File Size	7073298
Page Count	6
File Format	PDF
ISBN	1424406293
DOI	10.1109/ASPDAC.2007.358079
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-01-23
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power capacitors Partitioning algorithms Optimization methods Noise robustness Power system reliability Voltage fluctuations Circuit simulation Wire Computer science Isolation technology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery

Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach*

Random Walk Guided Decap Embedding for Power/Ground Network Optimization

Partitioning-based approach to fast on-chip decap budgeting and minimization

On-chip power network optimization with decoupling capacitors and controlled-ESRs

Partitioning-Based Approach to Fast On-Chip Decoupling Capacitor Budgeting and Minimization

Parallel hierarchical cross entropy optimization for on-chip decap budgeting

Floorplan-aware decoupling capacitance budgeting on equivalent circuit model

Partitioning-Based Approach to Fast On-Chip Decoupling Capacitor Budgeting and Minimization

Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach

Similar Documents

A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery

Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach*

Random Walk Guided Decap Embedding for Power/Ground Network Optimization

Partitioning-based approach to fast on-chip decap budgeting and minimization

On-chip power network optimization with decoupling capacitors and controlled-ESRs

Partitioning-Based Approach to Fast On-Chip Decoupling Capacitor Budgeting and Minimization

Parallel hierarchical cross entropy optimization for on-chip decap budgeting

Floorplan-aware decoupling capacitance budgeting on equivalent circuit model

Partitioning-Based Approach to Fast On-Chip Decoupling Capacitor Budgeting and Minimization

Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach