NDLI: A Technique for Specifying Dynamically Reconfigurable Embedded Systems

Content Provider	IEEE Xplore Digital Library
Author	Rawashdeh, O.A. Lumpp, J.E.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Kentucky Univ., Lexington, KY (Rawashdeh, O.A.; Lumpp, J.E.)
Abstract	This paper describes a framework for developing dynamically reconfiguring distributed embedded systems supporting graceful degradation. Graceful degradation allows embedded systems to reconfigure in response to faults, allowing the systems to reduce their level of service instead of suffering system failures. The approach is based on a graphical software specification technique. Software module dependency graphs are used to specify the interaction and interdependencies between software modules. Individual software modules can be specified with alternate implementations that may require different amounts of system resources. As failures occur, a system manager tracks system status and uses the dependency graphs to choose new system configurations to deploy. The proposed framework also supports traditional fault-tolerance techniques, such as fail-over programming, redundant calculations, and voting, making it an attractive alternative for the design of a wide range of embedded control applications. A high level description of the proposed system architecture as well as its fault detection and handling are presented followed by discussion of the software modeling
Starting Page	1
Ending Page	11
File Size	923222
Page Count	11
File Format	PDF
ISBN	0780388704
DOI	10.1109/AERO.2005.1559558
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-03-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Embedded system Degradation Fault detection Voting Hardware Computer architecture Control systems Redundancy Fault tolerant systems Costs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

RECASTER: synthesis of fault-tolerant embedded systems based on dynamically reconfigurable FPGAs

A new software-based technique for low-cost fault-tolerant application

HPTR: Hardware partition in time redundancy technique for fault tolerance

Run-time behavior of Ardea: a dynamically reconfigurable distributed embedded control architecture

A reconfigurable fault-tolerant system

An echo-back protocol for a fault tolerant bus architecture

Architectures for fault-tolerant mechanical systems

A Fault Recovery Approach in Fault-Tolerant Processor

An integrated architecture for dependable embedded systems

A Technique for Specifying Dynamically Reconfigurable Embedded Systems

Similar Documents

RECASTER: synthesis of fault-tolerant embedded systems based on dynamically reconfigurable FPGAs

A new software-based technique for low-cost fault-tolerant application

HPTR: Hardware partition in time redundancy technique for fault tolerance

Run-time behavior of Ardea: a dynamically reconfigurable distributed embedded control architecture

A reconfigurable fault-tolerant system

An echo-back protocol for a fault tolerant bus architecture

Architectures for fault-tolerant mechanical systems

A Fault Recovery Approach in Fault-Tolerant Processor

An integrated architecture for dependable embedded systems

A Technique for Specifying Dynamically Reconfigurable Embedded Systems