NDLI: VEGAS: soft vector processor with scratchpad memory

Please wait, while we are loading the content...

The role of FPGAs in a converged future with heterogeneous programmable processors: pre-conference workshop

Should the academic community launch an open-source FPGA device and tools effort?: evening panel

Comparing FPGA vs. custom cmos and the impact on processor microarchitecture

FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on fpgas for large problem sorting

A 65nm flash-based FPGA fabric optimized for low cost and power

A CAD framework for Malibu: an FPGA with time-multiplexed coarse-grained elements

Scalable and deterministic timing-driven parallel placement for FPGAs

Building a multi-FPGA virtualized restricted boltzmann machine architecture using embedded MPI

Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect

Memory-efficient and scalable virtual routers using FPGA

An accelerated and energy-efficient traffic monitor using the NetFPGA (abstract only)

A streaming FPGA implementation of a steerable filter for real-time applications (abstract only)

Microblaze: an application-independent fpga-based profiler (abstract only)

VEGAS: soft vector processor with scratchpad memory

Real-time high-definition stereo matching on FPGA

CoRAM: an in-fabric memory architecture for FPGA-based computing

Line-level incremental resynthesis techniques for FPGAs

Improved delay measurement method in FPGA based on transition probability

A monte-carlo floating-point unit for self-validating arithmetic

Reducing the pressure on routing resources of FPGAs with generic logic chains

FPGA side-channel receivers

Low power interconnect design for fpgas with bidirectional wiring using nanocrystal floating gate devices (abstract only)

Using many-core architectural templates for FPGA-based computing (abstract only)

FPGA-based fine-grain parallel computing (abstract only)

Leap scratchpads: automatic memory and cache management for reconfigurable logic

Eliminating the memory bottleneck: an FPGA-based solution for 3d reverse time migration

Energy-efficient specialization of functional units in a coarse-grained reconfigurable array

Towards scalable FPGA CAD through architecture

Timing-driven pathfinder pathology and remediation: quantifying and reducing delay noise in VPR-pathfinder

An FPGA implementation of a sparse quadratic programming solver for constrained predictive control

Co-synthesis of FPGA-based application-specific floating point simd accelerators

Dealing with the "itanium effect" (abstract only)

A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only)

Memory based computing: reshaping the fine-grained logic in a reconfigurable framework (abstract only)

NetTM: faster and easier synchronization for soft multicores via transactional memory

A platform for high level synthesis of memory-intensive image processing algorithms

Thermal and power characterization of field-programmable gate arrays

Performance estimation framework for automated exploration of CPU-accelerator architectures

Exploration of FPGA interconnect for the design of unconventional antennas

On timing yield improvement for FPGA designs using architectural symmetry (abstract only)

A comparison of FPGAs, GPUS and CPUS for Smith-Waterman algorithm (abstract only)

Health monitoring of live circuits in FPGAs based on time delay measurement (abstract only)

LegUp: high-level synthesis for FPGA-based processor/accelerator systems

Improved double angle complex rotation QRD-RLS

DEEP: an iterative fpga-based many-core emulation system for chip verification and architecture research

An analytical model relating FPGA architecture parameters to routability

High level synthesis for FPGAs applied to a sphere decoder channel preprocessor (abstract only)

Variation tolerant asynchronous FPGA (abstract only)

FPGA placement by graph isomorphism (abstract only)

Automatic SoC design flow on many-core processors: a software hardware co-design approach for FPGAs

Authenticated encryption for FPGA bitstreams

Bridging the GPGPU-FPGA efficiency gap

The RLOC is dead - long live the RLOC

Resolving implicit barrier synchronizations in FPGA HLS (abstract only)

Regular fabric for regular FPGA (abstract only)

Torc: towards an open-source tool flow

A prototype FPGA for subthreshold-optimized CMOS (abstract only)

FPGA-based nand flash memory error characterization and solid-state drive prototyping platform (abstract only)

Fault modeling and characteristics of SRAM-based FPGAs (abstract only)

Towards automated optimisation of tool-generated HW/SW sopc designs (abstract only)

BBFEX: a bloom-bloomier filter extension for long patterns in FPGA-based pattern matching system (abstract only)

VEGAS: soft vector processor with scratchpad memory

Content Provider	ACM Digital Library
Author	Severance, Aaron Chou, Christopher H. Liu, Zhiduo Brant, Alex D. Lemieux, Guy G.F. Sant, Saurabh
Abstract	This paper presents VEGAS, a new soft vector architecture, in which the vector processor reads and writes directly to a scratchpad memory instead of a vector register file. The scratchpad memory is a more efficient storage medium than a vector register file, allowing up to 9x more data elements to fit into on-chip memory. In addition, the use of fracturable ALUs in VEGAS allow efficient processing of bytes, halfwords and words in the same processor instance, providing up to 4x the operations compared to existing fixed-width soft vector ALUs. Benchmarks show the new VEGAS architecture is 10x to 208x faster than Nios II and has 1.7x to 3.1x better area-delay product than previous vector work, achieving much higher throughput per unit area. To put this performance in perspective, VEGAS is faster than a leading-edge Intel processor at integer matrix multiply. To ease programming effort and provide full debug support, VEGAS uses a C macro API that outputs vector instructions as standard NIOS II/f custom instructions.
Starting Page	15
Ending Page	24
Page Count	10
File Format	PDF
ISBN	9781450305549
DOI	10.1145/1950413.1950420
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-02-27
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Fpga Soft processors Simd Scratchpad memory Vector
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in