Please wait, while we are loading the content...
Please wait, while we are loading the content...
| Content Provider | IET Digital Library |
|---|---|
| Author | Yang, Zhuo Bian, Fangjuan Zhu, Jing Sun, Weifeng Tian, Ye Tong, Xin Zhu, Yuanzheng Ye, Peng |
| Abstract | In this Letter, a novel 1200 V FS- insulated gate bipolar transistors (IGBT) is proposed to improve the trade-off between avalanche ruggedness and on-state voltage drop. The proposed IGBT features the high doping and thin n-layer under trench gates and we call it the electric field modulation layer (EFM layer). Under the avalanche condition, the EFM layer can form the sharp electric filed distribution in the EFM layer and the avalanche multiplication is constrained in the thin EFM layer. The difference between the holes and electrons due to the avalanche multiplication effect at the emitter side of the IGBT is minished. Therefore, the negative difference resistance in the avalanche I–V curve caused by the difference between the holes and electrons is eliminated. As a consequence, the avalanche ruggedness of the EFM-IGBT is improved. In the on-state, the high doping EFM layer can store the carriers and the on-state voltage drop of the EFM-IGBT is reduced to 1.48 V at 200 A/cm2. Finally, the EFM-IGBT improves the trade-off between avalanche ruggedness and on-state voltage drop. |
| Starting Page | 100 |
| Ending Page | 102 |
| Page Count | 3 |
| ISSN | 00135194 |
| Volume Number | 53 |
| e-ISSN | 1350911X |
| Issue Number | Issue 2, Jan (2017) |
| Alternate Webpage(s) | https://digital-library.theiet.org/content/journals/el/53/2 |
| Alternate Webpage(s) | https://digital-library.theiet.org/content/journals/10.1049/el.2016.3833 |
| Journal | Electronics Letters |
| Publisher Date | 2016-12-08 |
| Access Restriction | Open |
| Rights Holder | © The Institution of Engineering and Technology |
| Subject Keyword | Avalanche I-V Curve Avalanche Multiplication Avalanche Multiplication Effect Avalanche Ruggedness Bipolar Transistor EFM-IGBT Electric Field Electric Field Modulation Layer Emitter Side FS-IGBT High Doping EFM Layer Insulated Gate Bipolar Transistors Insulated Gate Field Effect Transistors Negative Difference Resistance On-state Voltage Drop Semiconductor Doping Sharp Electric Filed Distribution Thin N-layer Trench Gate Voltage 1.48 V Voltage 1200 V |
| Content Type | Text |
| Resource Type | Article |
| Subject | Electrical and Electronic Engineering |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|