NDLI: 266–2133 MHz phase shifter using all-digital delay-locked loop and triangular-modulated phase interpolator for LPDDR4X interface

Content Provider	IET Digital Library
Author	Chae, J. H. Kim, M. S. Ko, H. Jeong, Y. Park, J. Hong, G. M. Jeong, D. K. Kim, S.
Abstract	A 266–2133 MHz phase shifter is proposed for LPDDR4X interface, utilising an all-digital delay-locked loop (DLL) and a triangular-modulated phase interpolator (PI) to improve the jitter and linearity. The DLL consists of two kinds of DLLs: a global DLL to assist fast locking; and a local DLL which uses an adaptive-window phase detector and a folded delay line to reduce jitter and improve linearity. The PI uses a triangular-modulated clock waveform to achieve good linearity over a wide frequency range. The prototype chip is implemented in a 65 nm CMOS process. The measured jitter of the DLL is 3.08 psrms/19.93 pspp at 2133 MHz. The measured differential non-linearity of the phase shifter is <0.91 LSB at 2133 MHz, and the power efficiency is about 2.7 mW/GHz.
Starting Page	766
Ending Page	768
Page Count	3
ISSN	00135194
Volume Number	53
e-ISSN	1350911X
Issue Number	Issue 12, Jun (2017)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/53/12
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2017.1291
Journal	Electronics Letters
Publisher Date	2017-05-15
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Adaptive-window Phase Detector All-digital Delay-locked Loop Analogue Circuit CMOS Integrated Circuit CMOS Process Delay Line Delay Lock Loops Demodulator Digital Circuit Discriminators And Mixers Fast Locking Folded Delay Line Frequency 266 MHz to 2133 MHz Global DLL Jitter LPDDR4X Interface Microwave Circuit And Device Modulator Phase Detector Phase Shifter Pulse Circuit Size 65 Nm Triangular-modulated Clock Waveform Triangular-modulated Phase Interpolator UHF Phase Shifters
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Wide-range harmonic lock detector with real-time delay measurement of delay-locked loop

Harmonic-free and low cost delay-locked loop with a 20–80% input duty cycle

2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection

Fractional spur reduction technique using 45° phase dithering in phase interpolator based all-digital phase-locked loop

All-digital PLL with ΔΣ DLL embedded TDC

Low-power charge-steering phase interpolator

2 GHz sub-harmonically injection-locked PLL with mixer-based injection timing control in 0.18 µm CMOS technology

Simple high-resolution CMOS phase frequency detector

Phase-error cancellation technique for fast-lock phase-locked loop

266–2133 MHz phase shifter using all-digital delay-locked loop and triangular-modulated phase interpolator for LPDDR4X interface

Similar Documents

Wide-range harmonic lock detector with real-time delay measurement of delay-locked loop

Harmonic-free and low cost delay-locked loop with a 20–80% input duty cycle

2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection

Fractional spur reduction technique using 45° phase dithering in phase interpolator based all-digital phase-locked loop

All-digital PLL with ΔΣ DLL embedded TDC

Low-power charge-steering phase interpolator

2 GHz sub-harmonically injection-locked PLL with mixer-based injection timing control in 0.18 µm CMOS technology

Simple high-resolution CMOS phase frequency detector

Phase-error cancellation technique for fast-lock phase-locked loop

266–2133 MHz phase shifter using all-digital delay-locked loop and triangular-modulated phase interpolator for LPDDR4X interface