NDLI: 2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection

Content Provider	IET Digital Library
Author	Choi, Changsung Hwang, Sewook Song, Junyoung Kim, Chulwoo
Abstract	A 2.56 GHz injection-locked phase-locked loop (ILPLL) cascaded with a delay-locked loop (DLL) for minimising phase noise is presented. Generally, an ILPLL includes an injection-locked voltage-controlled oscillator (ILVCO), which is directly injected with the reference clock phase. However, the proposed scheme connects the output multi-phased clocks of the DLL to the injection node and they can be selected with turn on/off switches. This can shorten the realignment time of the VCO phases and thus the in-band phase noise is decreased. The proposed circuit is implemented in a 65 nm CMOS technology, and reduces the phase noise by 10.86 dBc/Hz at a 1 MHz offset with 16 multi-phased injections, compared with a conventional PLL.
Starting Page	1803
Ending Page	1804
Page Count	2
ISSN	00135194
Volume Number	50
e-ISSN	1350911X
Issue Number	Issue 24, Nov (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/50/24
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2014.3191
Journal	Electronics Letters
Publisher Date	2014-11-13
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Analogue Circuit Cascaded DLL CMOS Analogue Integrated Circuit CMOS Integrated Circuit CMOS Technology Delay Lock Loops Delay-locked Loop Demodulator Digital Circuit Discriminators And Mixers Frequency 2.56 GHz ILPLL ILVCO In-band Phase Noise Injection Locked Oscillator Injection-locked Voltage-controlled Oscillator Integrated Circuit Noise Microwave IC Modulator Multi-phase Injection Multiphased Clock On-off Switch Oscillator Phase Locked Loop Phase Noise Phase Noise Minimisation Reference Clock Phase Relay And Switches Size 65 Nm Subharmonically Injection-locked Phase-locked Loop Switched Mode Converter UHF Integrated Circuit UHF Oscillator VCO Voltage-controlled Oscillator
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

1–2 GHz 2 mW injection-locked ring oscillator based phase shifter in 0.18 µm CMOS technology

Multi-band VCO PLL with continuously maintained optimum VCO control voltage

2 GHz sub-harmonically injection-locked PLL with mixer-based injection timing control in 0.18 µm CMOS technology

A Low-Jitter Low-Phase-Noise 10-GHz Sub-Harmonically Injection-Locked PLL With Self-Aligned DLL in 65-nm CMOS Technology

A 40-GHz phase-locked loop front-end for 60-GHz transceivers in 65nm CMOS

A 2.2–2.4 GHz self-aligned sub-harmonically injection-locked phase-locked loop using 65 nm CMOS process

PLL architecture with a composite PFD and variable loop filter

Injection-locked oscillator lock detector

A Subharmonically Injection-Locked PLL With Calibrated Injection Pulsewidth

2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection

Similar Documents

1–2 GHz 2 mW injection-locked ring oscillator based phase shifter in 0.18 µm CMOS technology

Multi-band VCO PLL with continuously maintained optimum VCO control voltage

2 GHz sub-harmonically injection-locked PLL with mixer-based injection timing control in 0.18 µm CMOS technology

A Low-Jitter Low-Phase-Noise 10-GHz Sub-Harmonically Injection-Locked PLL With Self-Aligned DLL in 65-nm CMOS Technology

A 40-GHz phase-locked loop front-end for 60-GHz transceivers in 65nm CMOS

A 2.2–2.4 GHz self-aligned sub-harmonically injection-locked phase-locked loop using 65 nm CMOS process

PLL architecture with a composite PFD and variable loop filter

Injection-locked oscillator lock detector

A Subharmonically Injection-Locked PLL With Calibrated Injection Pulsewidth

2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection