NDLI: FPGA implementation of stereoscopic image proceesing architecture base on the gray-scale projection

Content Provider	IEEE Xplore Digital Library
Author	Hi-Seok Kim Sea-Ho Kim Won-Ki Go Sang-Bock Cho
Copyright Year	2012
Description	Author affiliation: Dept. electronics engineering, Cheongju University, KOREA (Hi-Seok Kim; Sea-Ho Kim; Won-Ki Go) \|\| Dept. electronics engineering, University of Ulsan, KOREA (Sang-Bock Cho)
Abstract	With the advance of image processing and computer vision, a stereo vision system with two cameras has become the research of interest in many areas since its ability to depth information similar to human vision. Depth map algorithm allows camera system to estimate depth. It is a computational intensive algorithm, but can be implemented with high speed on hardware due to the parallelism property. In this paper, by analyzing digital image stabilization algorithms, we propose an efficient stereoscopic image architecture which combined gray - scaled projection with Affine transformation model. We develop the architecture by describing the various computation units in hardware description language (Verliog) and synthesizing the design into a FPGA. The synthesis and experimental results show that the proposed architecture is better than traditional SAD(sum of absolute difference) based block matching algorithm in frame rate(frame/sec).
Starting Page	509
Ending Page	512
File Size	292036
Page Count	4
File Format	PDF
ISBN	9781467329897
e-ISBN	9781467329903
e-ISBN	9781467329880
DOI	10.1109/ISOCC.2012.6406908
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-04
Publisher Place	Korea (South)
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis 3D Gray-scale projection Computational modeling Stereo image processing Computer architecture Steroscopic Gray-scale Vectors Field programmable gate arrays architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in