NDLI: Performance Prediction for Reconfigurable Processor

Content Provider	IEEE Xplore Digital Library
Author	Daofu Liu Qi Guo Tianshi Chen Ling Li Yunji Chen
Copyright Year	2012
Abstract	As the Integrated Circuit (IC) process improves, the microprocessors become more and more complicated. Most microprocessors allow part of their important parameters to be reconfigured, such as the frequency, cache prefetch mechanism, and so on. Predicting the performance of reconfigurable processor is still an open question since the performance model needs to consider not only program characteristic, but also processor architecture parameters. In this paper, we propose a new performance prediction model for reconfigurable processor based on machine learning. We employ the M5P as base learners to gain better performance and custom an ensemble learner to get better accuracy. The experiment results show that the ensemble learner reduce the prediction error to 3% from 8%, which is the prediction of a single M5P learner. Furthermore, benefited from considering both program architecture independent characteristics and the architecture parameters, our model can not only predict the performance of the program under specific architecture, but also help to optimize processor's architecture and scheduling processes.
Starting Page	1352
Ending Page	1359
File Size	411391
Page Count	8
File Format	PDF
ISBN	9781467321648
DOI	10.1109/HPCC.2012.199
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-25
Publisher Place	United Kingdom
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Analytical models Accuracy Architecture Microprocessors Computer architecture Machine learning Predictive models
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Increasing processor performance by implementing deeper pipelines

Using Analytical Models to Bootstrap Machine Learning Performance Predictors

Machine Learning Models to Predict Performance of Computer System Design Alternatives

Instruction level analytic prediction of parallel CPU architecture performance

Microarchitecture support for reducing branch penalty in a superscaler processor

A Machine Learning Approach to Performance Prediction of Total Order Broadcast Protocols

A comprehensive analytical model for embedded parallel microprocessors performance prediction

The effects of predicated execution on branch prediction

Prediction of behavior of MPI applications

Performance Prediction for Reconfigurable Processor

Similar Documents

Increasing processor performance by implementing deeper pipelines

Using Analytical Models to Bootstrap Machine Learning Performance Predictors

Machine Learning Models to Predict Performance of Computer System Design Alternatives

Instruction level analytic prediction of parallel CPU architecture performance

Microarchitecture support for reducing branch penalty in a superscaler processor

A Machine Learning Approach to Performance Prediction of Total Order Broadcast Protocols

A comprehensive analytical model for embedded parallel microprocessors performance prediction

The effects of predicated execution on branch prediction

Prediction of behavior of MPI applications

Performance Prediction for Reconfigurable Processor