NDLI: Speculative Versioning through Perceptron Predictors

Content Provider	IEEE Xplore Digital Library
Author	Atoofian, E. Bavarsad, A.G.
Copyright Year	2012
Abstract	A well-know method to avoid inconsistent state in Software Transactional Memory (STM) is a globally shared version clock whose values are used to tag memory locations. While this method does not require frequent validation of transactional data, it results in contentions over the global clock. Each time that a transaction commits it updates the global clock which results in costly coherence misses. The alternative approach is local clock which requires access to local variables instead of a global version clock. However, as we show in this paper, the optimum validation policy changes not only across applications but also within an application and through different phases of a program. To counter this challenge, we introduce Speculative Versioning (SV) which dynamically selects one of the two validation techniques based on probability of conflicts. SV is a speculative approach and relies on perceptron predictors to predict future conflicts. We have incorporated SV into TL2 and compared the performance of the new implementation with the original STM using Stamp v0.9.10 benchmark suite. Our results reveal that SV is effective and improves execution time of transactional applications up to 31%.
Starting Page	1125
Ending Page	1130
File Size	422508
Page Count	6
File Format	PDF
ISBN	9781467321648
DOI	10.1109/HPCC.2012.165
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-25
Publisher Place	United Kingdom
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Accuracy Perceptron Predictor Transactional Memory Genomics Benchmark testing Vectors Global Clock History Bioinformatics Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in