NDLI: Two equivalent circuit realizations of the Ueda's oscillator

Please wait, while we are loading the content...

2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)

2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)

Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2013

Proceedings of the 19th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2012

Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011

International programme committee

Table of contents

General invited papers

Design and technology of high-power silicon devices

NeoSilicon based nanoelectromechanical information devices

Technology challenges in silicon devices beyond the 16 nm node

Biomedical engineering

Automatic image contrast enhancement method for liver vasculature detection

Center of pressure trajectory segmentation for postural stability analysis

CMOS circuit for detection of neural impulses

CT images processing as one of the stages in knee joint alloarthroplasty

Liver surface deformation model for minimally invasive surgery

Quantitative tumour tissue measurements in subjects with high-grade gliomas

Compact modelling for diagnostics and design of nanoscaled analog ICs

Adaptive EPFL-EKV long and short channel MOS device models for Qucs, SPICE and modelica circuit simulation

Analysis of selected methods for CMOS integrated circuit design for yield optimization

Closed-form expressions for the coupling capacitance computation between through silicon vias and interconnects for 3D ICs

Enhanced NQS lauritzen diode model

Figure-of-merit for optimizing the current-efficiency of low-power RF circuits

Inversion factor based design methodology using the EKV MOS model

Modeling of parasitic phenomena in trench technology

Modelling of silicided and blocked poly-Si resistors in 90 nm CMOS with the CMC-R2 model

MOSFET modeling for simulation, design and optimization of infrared CMOS image sensors working at cryogenic temperature

PMOS drain-bulk connected loads for Subthreshold Source-Coupled Logic

Using the light-impact model for p-type and n-type poly-TFT in circuits

VESTIC: New VLSI technology, devices and circuits

A compact model of VeSFET capacitances

A study on cell-level routing for VeSFET circuits

Junction vertical slit field-effect transistor (JVeSFET) - compact DC model

Towards circuit design using VeSFETs

Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration

Vertical-Slit Field-Effect Transistor (VeSFET) - design space exploration and DC model

xTCA for instrumentation

Module management controller for MicroTCA-based controller board

μTCA-based controller

AMC vector modulator card for the LLRF system

Automated generation of FRU devices inventory records for xTCA devices

EPICS-based visualisation and control in DAQ systems

Low phase noise PLL based LO generation module for femtosecond precision RF field detection

Performance optimisation in software for data acquisition systems

Design of integrated circuits and microsystems

A 10-bit 3MS/s low-power charge redistribution ADC in 180nm CMOS for neural application

A flexible winner takes all neural network with the conscience mechanism realized on microcontrollers

A high-performance VLSI architecture of 2D DWT processor for JPEG2000 encoder

A new resistor-less current-mode sinusoidal quadrature oscillator using CCCIIs

A Polyphase comb filter using interlaying multiplexers for high-speed single-bit Sigma-Delta modulators

A self-biased ring oscillator with quadrature outputs operating at 600 MHz in a 130 nm CMOS technology

A simplified design of a MOSFET-only wideband Gilbert Cell

A voltage reference with on-chip trimmable temperature coefficient and offset voltage

Adjustable trapezoidal waveform generator with edge-rounding ability

An application of a N-P switch for a construction of current-mode gates

An automatically generated VHDL-code of a Delta-Sigma-Modulator

An effective SAT-solving mechanism with backtrack controlled by FDL

An FPGA implementation of the asynchronous programmable neighborhood mechanism for WTM Self-Organizing Map

An open-loop clock generator for fast frequency scaling in 65nm CMOS technology

Analog filters for audio frequency range based on current starved CMOS inverter

Analysis and the design of a first - order ΔΣ modulator using very incomplete settling

CMOS low-dropout regulator with improved time response

Considerations on incremental approach to hardware implementation of Smith-Waterman algorithm

Current-controlled slew-rate adjustable trapezoidal waveform generators for low- and high-voltage applications

Design and tests of CMOS phase locked-loop

Design of a 10-bit 40 MS/s pipelined ADC using 1.5-bit with current-mode reference shifting

Development of an ASIC for 2-D readout of Gas Electron Multiplier detectors

DVB-CSA encryption in digital hardware

Electronically controllable first-order current-mode allpass filter using CCCIIs and its application

Fast hybrid pixel detectors with continuous readout in deep submicron and 3D technologies

FPGA implementation of 8-bit RISC microcontroller for embedded systems

FPGA implementation of the Predator-prey algorithm with adrenalin boost based on a third-generation of Spiking Neural Network

Improved efficiency in the CMOS cross-connected bridge rectifier for RFID applications

Integrated control unit for wireless recording of brain activity

Low noise and low power multichannel integrated circuit for recording neural spikes and LFP signals

Low noise micro-power chopper amplifier for MEMS gas sensor

Low voltage, low power analog multipliers based on CMOS inverters

Oscillator noise budget for ADC systems

Quasi settled switched capacitor integrator

Test of a majority-based reversible (quantum) 4 bits ripple-carry adder in adiabatic calculation

The design of low power low noise high speed CMOS readout front-end electronics for silicon strip detectors

Towards a gm/ID design methodology for polymer-based organic thin film transistors

Voltage controllable oscillator based on current amplifiers and voltage buffer

Thermal issues in microelectronics

CCD thermoreflectance for thermal characterization of optoelectronic devices

Extraction of structural information from thermal impedance measurements in time domain

Analysis and modelling of ICs and Microsystems

2D analytical framework for compact modeling of the electrostatics in undoped DG MOSFETs

A fast and accurate SystemC-AMS model for PLL

A low spurious level fractional-N frequency divider based on a DDS-like phase accumulation operation

A matrix-based voltage range estimation method using linearized operating points

A multi-domain electrostatic actuator design tool based on analytical models

Automated substrate resistance extraction in nanoscale VLSI by exploiting a geometry-based analytical model

Behavior identification in the real electronic circuits

Combining various modeling techniques for power electronic systems in automotive applications

Development of wide-band geometry dependent RF planar spiral inductor SPICE model

Hall effect sensors performance investigation using three-dimensional simulations

Non-linear modelling of resolve time in D-latch circuits

Physics-based modeling of nonplanar nanodevices (FinFETs) and their response to radiation

Smart gain partitioning for noise — Linearity trade-off optimization in multi-standard

Verilog-A model of a high-k HfO2-Ta2O5 capacitor

Testing and reliability

Analysis of operation of ring LFSR used for testing of unidirectional interleaved interconnections

An analogue electronic circuits specification driven testing with the use of time domain response's features

Estimating performance penalty for various fault-tolerant techniques in multicore processors

Fault diagnosis of analog electronic circuits with tolerances in mind

On-chip jitter measurement architecture using a delay-locked loop with vernier delay line, to the order of giga hertz

Selected solutions in Printed Circuit Boards for silicon detector readout integrated circuits testing

Simple method for test frequency selection using tolerance analysis

The use of specialized multi-band stimuli for analog circuits testing

Trainer 1149: a Boundary Scan Simulation Bundle for Labs

Power electronics

Application of photovoltaics for daytime indoor lighting

Impedance analysis of EMI filter circuitry used for estimation of the spurious components and boundings

Model of emi filter for asymmetrical measurement setup in standard method

Novel SPICE dynamic model of SiC merged PiN schottky diodes

Permanent magnet synchronous motor control driver

Power consumption measurements on portable PC's

Single clock charge pump designed in 0.35µm technology

SPICE modelling of PFC controller

Technology and electrical design of IGBT

Signal processing

Adaptive time-domain pre-emphasis technique for multi-gigabit VLSI systems

An algorithm for the computation of undesirable phase offsets in the blind phase correction method

Analysis of hindmarsh-rose neuron model and novel circuitry realisation

Application of Fuzzy Kernel Ho-Kashyap classifier to speaker verification

Calculation of second-order symbolic sensitivity by using nullor model and modified coates flow graph

Efficient use of graphics cards in implementation of parallel image processing algorithms

FBAR filter with asymmetric frequency response and improved selectivity and passband width

Genetic algorithms in gyrator-capacitor filters

Logic simulation acceleration based on GPU

Parallel simulation of stochastic denritic neurons using NVidia GPUs with CUDA C

Embedded systems

Model checking of Control Interpreted Petri Nets

Modelling of signals handling with alvis

Power processing circuits for wireless sensor nodes utilizing energy harvested from mechanical vibrations

Priority inversion detection in Alvis models

SystemC hardware-software design and simulation platform based on AMBA bus

Medical applications

Computer-aided approach to evaluation of burn wounds

ECG signal processing for deceleration capacity assessment

Silicon photomultiplier as fluorescence light detector

The system supporting the clinical observation of eyeball movements

Student projects

A new, low cost, precise measurement card for testing of ultra-low power analog ASICs

CTCD - Complex tracking circuit design

FOMCON: Fractional-order modeling and control toolbox for MATLAB

Four channels data acquisition system for Silicon Photomultipliers

Two equivalent circuit realizations of the Ueda's oscillator

Index of authors

Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010

2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems

2008 15th International Conference on Mixed Design of Integrated Circuits and Systems

2007 14th International Conference on Mixed Design of Integrated Circuits and Systems

Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006.

Two equivalent circuit realizations of the Ueda's oscillator

Content Provider	IEEE Xplore Digital Library
Author	Hrubos, Z. Gotthans, T. Petrzela, J.
Copyright Year	2011
Description	Author affiliation: Department of Radio Electronics, Faculty of Electrical Engineering and Communication, University of Technology Brno, Czech Republic (Hrubos, Z.; Gotthans, T.; Petrzela, J.)
Abstract	Synthesis, simulation and measurements of the sinusoidally driven chaotic Ueda's oscillator based on the state equations is presented in this brief paper. In the first part mathematical model of the Ueda's oscillator and his numerical time integration is discussed. In other part two equivalent conceptions in voltage mode respectively hybrid mode of the chaotic oscillator are presented and discussed. Those conceptions were experimentally verified in both time domain and frequency domain. Simulation and measurements results are compared.
Starting Page	694
Ending Page	698
File Size	1747416
Page Count	5
File Format	PDF
ISBN	9781457703041
e-ISBN	9788393207527
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-16
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Tech Univ of Lodz
Subject Keyword	Chaos Voltage measurement chaos Differential equations Mathematical model Integrated circuit modeling non-autonomous oscillator Oscillators Equations state atractor integrator synthesis differential equations
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in