NDLI: Low noise and low power multichannel integrated circuit for recording neural spikes and LFP signals

Content Provider	IEEE Xplore Digital Library
Author	Kmon, P. Zoladz, M. Grybos, P. Szczygiel, R.
Copyright Year	2011
Description	Author affiliation: Department of Measurement and Instrumentation, AGH University of Science and Technology, Krakow, Poland (Kmon, P.; Zoladz, M.; Grybos, P.; Szczygiel, R.)
Abstract	We present the design and measurement results of the multichannel ASIC dedicated for neurobiology experiments. Chip is fabricated in CMOS 180nm technology and comprises 64 channels. A single readout channel is able to record both neural spikes and LFP (Local Field Potential) signals. Each channel is equipped with digital registers responsible for controlling its voltage gain, low and high cut-off frequencies, and voltage offsets of the recording channel. Thanks to these registers user is able either to set parameters of each channel independently with respect to the specific requirements of neurobiology experiments or to correct the mismatch effects in a multichannel system. The low cut-off frequency of the recording channel may be changed in the 60 mHz – 100 Hz range, the high cut-off frequency can be set to 4.7 kHz or 12 kHz while the voltage gain may be set to 139 V/V or to 1100 V/V. Single recording channel consumes only 25 µW of the power from ± 0.9 V voltage supply, its input referred noise is on the 3.7 µV level and it occupies 0.13 mm2 of the silicon area.
Starting Page	344
Ending Page	347
File Size	560406
Page Count	4
File Format	PDF
ISBN	9781457703041
e-ISBN	9788393207527
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-16
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Tech Univ of Lodz
Subject Keyword	Application specific integrated circuits neurobiology experiments Semiconductor device measurement Cutoff frequency Noise Capacitance Frequency measurement Transistors Multichannel recording ASIC
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in