NDLI: Automated DCT layout generation using AMPLE language

Content Provider	IEEE Xplore Digital Library
Author	Handkiewicz, A. Sniatala, P. Palaszynski, G. Szczesny, S. Katarzynski, P. Melosik, M. Naumowicz, M.
Copyright Year	2010
Description	Author affiliation: Poznan University of Technology, Chair of Computer Engineering, Piotrowo 3A, 60-965, Poland (Handkiewicz, A.; Sniatala, P.; Palaszynski, G.; Szczesny, S.; Katarzynski, P.; Melosik, M.; Naumowicz, M.)
Abstract	Designing SI circuits layouts is a demanding task. The process is very time consuming and there is a high risk of making mistakes. It would be much easier if there were a CAD tool doing part of the job for ourselves. This is the place where a possible solution comes in - the AMPLE script language in the ICStation environment. AMPLE is a script language that can be used to generate layouts. Apart form making a layout faster the AMPLE generator enables parametrisation of SI devices and can also be technology-independent. It provides a way for automating and speeding up the process of designing a layout. This paper presents a DCT layout generator which takes advantage of the AMPLE language and offers parametrisation that can make the design process independent from the technology used.
Starting Page	215
Ending Page	218
File Size	785549
Page Count	4
File Format	PDF
ISBN	9781424470112
e-ISBN	9788392875642
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-24
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	DEPT OF MICROELECTRON
Subject Keyword	Integrated circuits layout discrete cosine transform Layout AMPLE Analog circuits Generators analog circuit Discrete cosine transforms Mirrors Transistors current mirror
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient analog architectures for DCT processing

Automated DCT layout generation using AMPLE language

An analog current-mode 2-D DCT implementation

An Analog 2-D DCT Processor

A wide-band all-NPN current mirror for precision biasing of multiple circuits

Constraint generation and placement for automatic layout design of analog integrated circuits

Realization of an analog current-mode 2D DCT

Automated test pattern generation for analog integrated circuits

Comparative analysis of digital watermarking scheme using enhanced playfair cipher in DCT & DWT

Automated DCT layout generation using AMPLE language

Similar Documents

Efficient analog architectures for DCT processing

Automated DCT layout generation using AMPLE language

An analog current-mode 2-D DCT implementation

An Analog 2-D DCT Processor

A wide-band all-NPN current mirror for precision biasing of multiple circuits

Constraint generation and placement for automatic layout design of analog integrated circuits

Realization of an analog current-mode 2D DCT

Automated test pattern generation for analog integrated circuits

Comparative analysis of digital watermarking scheme using enhanced playfair cipher in DCT & DWT

Automated DCT layout generation using AMPLE language