NDLI: Low power, high dynamic range, sample&hold circuit and analogue multiplexer for multi-channel recording of neuronal signals

Content Provider	IEEE Xplore Digital Library
Author	Rydygier, P. Dabrowski, W. Fiutowski, T. Wiacek, P.
Copyright Year	2010
Description	Author affiliation: Faculty of Physics and Applied Computer Science, AGH University of Science and Technology, Kraków, Poland (Rydygier, P.; Dabrowski, W.; Fiutowski, T.; Wiacek, P.)
Abstract	In the paper we present the design and test results of an integrated circuit combining the sample&hold and the analogue multiplexer, which is foreseen to be implemented in a multi-channel Application Specific Integrated Circuit (ASIC) for recording signal from alive neuronal tissue. The design is optimised with respect to critical requirements for such circuits, i.e. short sampling time, low power dissipation, good linearity and high dynamic range. Presented design comprises sample&hold circuits with class AB operational amplifier, novel shift register, which allows minimising cross-coupling of the clock signal and control logic. The circuit has been designed in a 0.35 µm CMOS process and has been successfully implemented in a prototype multi-channel ASIC.
Starting Page	283
Ending Page	288
File Size	4580574
Page Count	6
File Format	PDF
ISBN	9781424470112
e-ISBN	9788392875642
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-24
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	DEPT OF MICROELECTRON
Subject Keyword	Multiplexing Operational amplifiers multi-channel electronics Capacitors low power amplifier Dynamic range Shift registers Capacitance multi-electrode arrays analogue multiplexer neural signals Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in