NDLI: Enhancing the Grid Alu processor for a better exploitation of the functional units

Content Provider	IEEE Xplore Digital Library
Author	Shehan, B. Jahr, R. Uhrig, S. Ungerer, T.
Copyright Year	2010
Description	Author affiliation: Department of Computer Science, University of Augsburg, Universitaetsstrasse 6a, 86159, Germany (Shehan, B.; Jahr, R.; Uhrig, S.; Ungerer, T.)
Abstract	Current emerging reconfigurable coarse grained processors are gaining more popularity, as they introduce a new way for more dynamicity similar to FPGA and tend to achieve the performance of application specific hardware. An adaptive architecture can face the diversity of applications dynamically in the hardware without the need of any software manipulation. However the need for more flexibility to manage the underlying hardware structures increases the demands on the configuration hardware unit. Managing the hardware resources in the software however prevents undertaking many dynamical reactions needed by the reconfiguration task at runtime to be adaptive to the dynamic program execution. This paper presents an improvement of the configuration unit for the Grid Alu Processor that automatically reconfigures instructions to an array of reconfigurable functional units. The mapping task is improved to be aware of the utilization of functional units and data dependencies of instructions. The simulation of a better utilized grid has shown an improvement in the performance for up to the factor of 1.2 compared to the basic mapping mechanism and up to 2.2 compared to the out-of-order SimpleScalar simulator.
Starting Page	106
Ending Page	111
File Size	179107
Page Count	6
File Format	PDF
ISBN	9781424470112
e-ISBN	9788392875642
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-24
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	DEPT OF MICROELECTRON
Subject Keyword	Radio frequency Supercomputing Hardware Software Registers Arrays Synchronization Reconfigurable Coarse grained architectures
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in