NDLI: Lower power, lower delay design scheme for CMOS tapered buffers

Content Provider	IEEE Xplore Digital Library
Author	Shebaita, A. Ismail, Y.
Copyright Year	2009
Description	Author affiliation: IBM (Shebaita, A.) \|\| Nanoelectronics integrated systems Northwestern University/Nile University (Ismail, Y.)
Abstract	This paper proposes lower power, lower delay design for CMOS tapered buffers. A slight increase in the threshold voltage is shown to have an exponential effect in reducing the total power dissipation. The corresponding increase in the propagation delay is compensated for by increasing the number of buffer stages such that there is still an overall significant reduction in the total power dissipation. As compared to the constant threshold voltage design based on a cost function of $PT^{2},$ the proposed scheme can lead to either a power dissipation reduction of about 70% while maintaining the same delay, or up to 30% in power dissipation with 10% propagation delay reduction, respectively, in 65 nm technology with VDD=1V, minimum size gate capacitance, Cg=1.5fF, and minimum size output capacitance, C0=1fF. Closed form expressions that give the optimum threshold voltage and number of stages are presented.
Starting Page	1
Ending Page	5
File Size	676191
Page Count	5
File Format	PDF
ISBN	9781424457489
e-ISBN	9781424457502
DOI	10.1109/IDT.2009.5404147
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-15
Publisher Place	Saudi Arabia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Integrated circuit interconnections Cost function Capacitance Threshold voltage Inverters Dynamic voltage scaling Power dissipation Personal digital assistants Propagation delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers

Variable Threshold Voltage Design Scheme for CMOS Tapered Buffers

Tapered buffers for gate array and standard cell circuits

Design of tapered buffers with local interconnect capacitance

Modified Leakage-Biased Domino Circuit with Low-Power and Low-Delay Characteristics

Delay and power estimation for a CMOS inverter driving RC interconnect loads

Ultra-low Power Digital Cmos Circuits

Design of tapered serial chains for reduced delay and power dissipation

Low swing signaling using a dynamic diode-connected driver

Lower power, lower delay design scheme for CMOS tapered buffers

Similar Documents

Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers

Variable Threshold Voltage Design Scheme for CMOS Tapered Buffers

Tapered buffers for gate array and standard cell circuits

Design of tapered buffers with local interconnect capacitance

Modified Leakage-Biased Domino Circuit with Low-Power and Low-Delay Characteristics

Delay and power estimation for a CMOS inverter driving RC interconnect loads

Ultra-low Power Digital Cmos Circuits

Design of tapered serial chains for reduced delay and power dissipation

Low swing signaling using a dynamic diode-connected driver

Lower power, lower delay design scheme for CMOS tapered buffers