NDLI: Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing

Content Provider	IEEE Xplore Digital Library
Author	Ellouz, S. Gamand, P. Kelma, C. Vandewiele, B. Allard, B.
Copyright Year	2006
Description	Author affiliation: Innovation Center RF, Philips Semicond., Caen (Ellouz, S.; Gamand, P.; Kelma, C.)
Abstract	In order to reduce production costs of RF devices, it is important to remove bad circuits very early in the production flow. It is all the more true for dies designed to be integrated in complex systems. Thus highly efficient RF wafer testing is mandatory for those applications to prevent the loss of assembled systems due to defective RF dies. The problem is that current RF probing technologies hardly fulfil the industrial test requirements in terms of accuracy, reliability and cost. The proposed method proves to be a very interesting alternative to validate RF parameters with no need of expensive RF equipments (RF probes and RF automated test equipments (ATE)). A new test strategy based on DC or very low frequency (LF) measurements, which allows the elimination of expensive RF tests, is presented. The main idea is to insert some simple design for test (DfT) circuitry within the chip. This DfT provides relevant information on the structural behavior of the device blocks. The internal node data are additional to standard DC test measurements like power supply current or advanced DC test signatures (e.g. Vdd ramping), and LF measurements like gain in loopback mode. Since RF performance of each block is directly related to such structural data, it is possible to predict the RF characteristics of the blocks without time consuming RF measurements. RF parameters estimation is performed using nonlinear artificial neural networks
Starting Page	1
Ending Page	9
File Size	834722
Page Count	9
File Format	PDF
ISBN	1424402913
ISSN	10893539
DOI	10.1109/TEST.2006.297705
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-22
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Artificial neural networks Radiofrequency integrated circuits Radio frequency Circuit testing Semiconductor device measurement Costs Design for testability Flow production systems System testing Assembly systems WLAN transceiver DC-RF correlation analog test RF test Known-Good-Die (KGD) DfT (Design-for-Test) pattern recognition classifier neural network diagnostic signatures DC probes
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On-chip calibration of RF detectors by DC stimuli and artificial neural networks

Practices in Mixed-Signal and RF IC Testing

Low Cost Testing of Low Power Wireless Transceivers

A Novel RF Test Scheme Based on a DFT Method

Wafer-level RF test and DfT for VCO modulating transceiver architectures

Issues in the test of artificial neural networks

Analog Test Bus Infrastructure for RF/AMS Modules in Core-Based Design

Metrology for analog module testing using analog testability bus

A 5GHz Low Power WLAN Transceiver SiGe RFIC for Personal Communication Terminal Applications

Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing

Similar Documents

On-chip calibration of RF detectors by DC stimuli and artificial neural networks

Practices in Mixed-Signal and RF IC Testing

Low Cost Testing of Low Power Wireless Transceivers

A Novel RF Test Scheme Based on a DFT Method

Wafer-level RF test and DfT for VCO modulating transceiver architectures

Issues in the test of artificial neural networks

Analog Test Bus Infrastructure for RF/AMS Modules in Core-Based Design

Metrology for analog module testing using analog testability bus

A 5GHz Low Power WLAN Transceiver SiGe RFIC for Personal Communication Terminal Applications

Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing