NDLI: Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs

Content Provider	IEEE Xplore Digital Library
Author	Dossis, M.F.
Copyright Year	2010
Abstract	High-level synthesis has been envisaged as a suitable methodology to design and deliver on time, at least large parts of today’s complex IC systems. This paper describes a unified and integrated HLS framework, to automatically produce custom and massively-parallel hardware, including its memory and system interfaces from high-level sequential program code. Using compiler-generators and logic programming techniques, provably-correct hardware compilation flow is achieved. The utilized hardware optimization inference engine is driven by a set of resource constraints, which limit to a certain boundary the number of available hardware operators to function in parallel during each control step. This optimization reduces drastically the number of different control steps (states) of the implemented application. The hardware compilation runs are completed in orders-of-magnitude less time than that which would be needed by even very experienced HDL designers to implement the same applications in RTL code. Implementation results from synthesis of a number of control-dominated, linear and repetitive, applications including a MPEG video compression engine with up to a few hundred states, are presented. In all cases the HLS framework delivers quickly provably-correct, implementable RTL code and the optimized schedule is reduced at up to 30% in comparison with the initial schedule.
Starting Page	98
Ending Page	103
File Size	302322
Page Count	6
File Format	PDF
ISBN	9781424473212
e-ISBN	9781424473205
DOI	10.1109/ISVLSI.2010.40
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-05
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Transform coding Program processors Schedules Engines Algorithms Benchmark testing compilers ESL High-Level Synthesis E-CAD FSM
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Formal generation of synthesizable RTL from regular programs

Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs

Automated test program generation for an industrial optimizing compiler

Synthesis of provably-correct hardware with options

An Approach to Parallelization of Sequential C Code

A New Dataflow Compiler IR for Accelerating Control-Intensive Code in Spatial Hardware

Unsatisfiability based efficient design for testability solution for register-transfer level circuits

Software synthesis in the ESL methodology for multicore embedded systems

Automatic test generation using genetically-engineered distinguishing sequences

Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs

Similar Documents

Formal generation of synthesizable RTL from regular programs

Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs

Automated test program generation for an industrial optimizing compiler

Synthesis of provably-correct hardware with options

An Approach to Parallelization of Sequential C Code

A New Dataflow Compiler IR for Accelerating Control-Intensive Code in Spatial Hardware

Unsatisfiability based efficient design for testability solution for register-transfer level circuits

Software synthesis in the ESL methodology for multicore embedded systems

Automatic test generation using genetically-engineered distinguishing sequences

Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs