NDLI: QCA Systolic Matrix Multiplier

Content Provider	IEEE Xplore Digital Library
Author	Liang Lu Weiqiang Liu O'Neill, M. Swartzlander, E.E.
Copyright Year	2010
Abstract	Quantum-dot Cellular Automata (QCA) technology is a promising alternative to CMOS technology. It is attractive due to its fast speed, small area and low power consumption. To explore the characteristics of QCA technology, digital circuit design approaches have been investigated. Due to the inherent wire delay in this technology, QCA appears to be suitable for pipelined architectures particularly. Systolic arrays take advantage of pipelining and parallelism. Therefore, an investigation into systolic array design in QCA technology is provided in this paper. A case study of the first systolic matrix multiplier is designed and analyzed. The results show that by applying the systolic array structure to QCA designs, significant benefits can be achieved particular with large systolic array size, even more so than when applied to CMOS-based technology. QCA has significant advantages in terms of speed and area over CMOS technology, for instance, a factor of 12 smaller in terms of the area in this proposed matrix multiplier design when compared with same CMOS 32nm implementation.
Starting Page	149
Ending Page	154
File Size	1585530
Page Count	6
File Format	PDF
ISBN	9781424473212
e-ISBN	9781424473205
DOI	10.1109/ISVLSI.2010.53
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-05
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Wire Arrays Logic gates Delay CMOS integrated circuits Layout matrix multiplier Quantum-dot Cellular Automata systolic array
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

QCA Systolic Array Design

A novel gate for realizing QCA based logic design

Utilization of QCA based T flip flop to design counters

Design rules for Quantum-dot Cellular Automata

A Novel Ternary-to-Binary Converter in Quantum-Dot Cellular Automata

Parallel prefix adder design using quantum-dot cellular automata

Fault modeling and mapping for quantum-dot cellular automata (QCA) designs

The Ternary Quantum-dot Cellular Automata Memorizing Cell

Adder and Multiplier Design in Quantum-Dot Cellular Automata

QCA Systolic Matrix Multiplier

Similar Documents

QCA Systolic Array Design

A novel gate for realizing QCA based logic design

Utilization of QCA based T flip flop to design counters

Design rules for Quantum-dot Cellular Automata

A Novel Ternary-to-Binary Converter in Quantum-Dot Cellular Automata

Parallel prefix adder design using quantum-dot cellular automata

Fault modeling and mapping for quantum-dot cellular automata (QCA) designs

The Ternary Quantum-dot Cellular Automata Memorizing Cell

Adder and Multiplier Design in Quantum-Dot Cellular Automata

QCA Systolic Matrix Multiplier