NDLI: Energy Aware Computation Driven Approximate DCT Architecture for Image Processing

Content Provider	IEEE Xplore Digital Library
Author	Kaushal, Vikas Garg, Bharat Jaiswal, Ankur Sharma, G.K.
Copyright Year	2015
Abstract	Energy crisis in multimedia devices causes poor image/video quality. These devices use compression standard having Discrete Cosine Transform (DCT) as core compute-intensive component. This paper presents novel approximation techniques that provide effective computation based on assumptions namely, transitive behavior of pixels, inter pixel approximation, and multiplicand value decision. We propose an energy aware computation driven approximate DCT architecture by exploiting these approximation techniques. The architecture emerges to have only 25 coefficients as an outcome which further incorporates interdependence among DCT alphabets. This inter-dependence results in squeezing of seven DCT alphabets into three. The efficacy of the proposed architecture is evaluated by different image quality assessment parameters. The architecture is mapped on Virtex - 6 FPGA to obtain top level analysis. A Semi Custom design is also realized using 45nm CMOS technology and simulated on HSIM. The simulation results show around 2.5× and 4.5× reduction in area (58%) and energy (72.6%), respectively, over existing design. This has been tested on Baseline JPEG standard for its effectiveness.
Starting Page	357
Ending Page	362
File Size	451013
Page Count	6
File Format	PDF
ISBN	9781479966585
ISSN	10639667
DOI	10.1109/VLSID.2015.66
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-03
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	JPEG Discrete Cosine Transform Transitive behavior Inter pixel approximation Image quality assessment FPGA
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

No-Reference Quality Assessment of JPEG Images via a Quality Relevance Map

Energy scalable approximate DCT architecture trading quality via boundary error-resiliency

Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy

On accelerating the computation of 2-D Discrete Cosine Transform in image processing

JPEG quantisation requires bit-shifts only

An Efficient Distributed Arithmetic based VLSI Architecture for DCT

DHT Based JPEG Image Compression Using a Novel Energy Quantization Method

Efficient hardware architecture for direct 2D DCT computation and its FPGA implementation

VLSI Implementation of fully pipelined multiplierless 2D DCT/IDCT architecture for JPEG

Energy Aware Computation Driven Approximate DCT Architecture for Image Processing

Similar Documents

No-Reference Quality Assessment of JPEG Images via a Quality Relevance Map

Energy scalable approximate DCT architecture trading quality via boundary error-resiliency

Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy

On accelerating the computation of 2-D Discrete Cosine Transform in image processing

JPEG quantisation requires bit-shifts only

An Efficient Distributed Arithmetic based VLSI Architecture for DCT

DHT Based JPEG Image Compression Using a Novel Energy Quantization Method

Efficient hardware architecture for direct 2D DCT computation and its FPGA implementation

VLSI Implementation of fully pipelined multiplierless 2D DCT/IDCT architecture for JPEG

Energy Aware Computation Driven Approximate DCT Architecture for Image Processing