NDLI: Low-Area and Low-Power Reconfigurable Architecture for Convolution-Based 1-D DWT Using 9/7 and 5/3 Filters

Content Provider	IEEE Xplore Digital Library
Author	Meher, Pramod Kumar Mohanty, Basant Kumar Swamy, M.M.S.
Copyright Year	2015
Abstract	This paper presents an optimized adder-based formulation for low-area and low-power implementation of 1-D DWT using 5/3 and 9/7 filters. Not only the number of adders is minimized, the number bit-shifts also minimized in the formulation to reduce the bit-width of intermediate results. Separate Adder-based designs are derived using the proposed formulation for 9/7 filter, 5/3 filter and a reconfigurable structure for both 9/7 and 5/3 filters. The proposed structure for 9/7 filter requires 19 adders and 11 hardwired-shifters (shifters are implemented by rewiring only) and computes two DWT components in every clock cycle. It requires only 8 registers for two-stage pipeline implementation. The proposed reconfigurable structure involves a small overhead of complexity in terms of one adder, 2 MUXes, 2 registers, and 4 extra hardwired-shifters than the proposed 9/7 structure to have the reconfigurable design. The proposed reconfigurable structure supports higher usable frequency (without pipelining), and provides double the throughput per clock cycle compared to that of best available similar structure with marginally higher area complexity. ASIC synthesis results show that the proposed pipelined structure for 9/7 filters involves nearly 70% less ADP and 82% less EPO than the best of DA-based structures. Further, it involves less than half the ADP and 47% less EPO than the corresponding recent multiplier-based structure. The proposed reconfigurable structure involves less than one-third the EPO and ADP of similar existing structure. The proposed design indicates the superiority of adder-based design over DA-based design as well as conventional multiplier-based design.
Starting Page	327
Ending Page	332
File Size	251404
Page Count	6
File Format	PDF
ISBN	9781479966585
ISSN	10639667
DOI	10.1109/VLSID.2015.61
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-03
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	low-pwer design Discrete Wavelet Transform VLSI
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in