NDLI: Reduction of the random variation of time delay to synchronize Measurement Instruments

Content Provider	IEEE Xplore Digital Library
Author	Grimaldi, D. Lamonaca, F.
Copyright Year	2010
Description	Author affiliation: Department of Electronics, Computer and System Sciences, University of Calabria, 87036 Rende - CS, Italy (Grimaldi, D.; Lamonaca, F.)
Abstract	The research is devoted to investigate about the coordination in the time domain of the operations executed by the Measurement Instruments (MIs) connected by Hardware Interface (HI) to the node of the Distributed Measurement System. A new architecture of HI is proposed to trigger the MI. The new HI (i) avoids the random effects of concurrency of the software processes running on PC, (ii) reduces the upper bound of the execution time of the procedure by using Real Time Operating System, and (iii) reduces the random causes of delay, introduced by the polling cycle on the Programmable Logic Device (PLD), to detect the trigger condition. The proposed architecture of the HI includes the PLD as wireless interface, and the board equipped by PIC, Counter block, and Clk block. The board is designed to reduce the random variation of the time delay and to avoid the polling cycle to check the trigger condition. From the analysis of the HI the models of the synchronization time delay and its variation are pointed out in order to evaluate the effects of each cause affecting the execution of the trigger command for the MI. This evaluation furnishes the information to point out the adequate strategy to reduce the random variation of the time delay to synchronize MIs. Experimental tests validate the HI pointed out and the proposed strategy.
Starting Page	1561
Ending Page	1566
File Size	989040
Page Count	6
File Format	PDF
ISBN	9781424428328
ISSN	10915281
DOI	10.1109/IMTC.2010.5488122
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay effects Time measurement Instruments Computer architecture Hardware Concurrent computing Upper bound Real time systems Operating systems Programmable logic devices Embedded hardware Time delay Synchronization
Content Type	Text
Resource Type	Article
Subject	Instrumentation Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reduction of polling cycle to check trigger condition for instrument synchronization

On interrupt-transparent synchronization in an embedded object-oriented operating system

A Hardware-based Architecture to Support Flexible Real-Time Parallel Intrusion Detection

Prototyping from SDL specifications using a real-time concurrent logic language

Support for multiprocessor synchronization and resource sharing in system-on-programmable chips with softcores

Clock synchronization in virtual rings

A generic programmable arbiter with default master grant

Synchronization of stand alone measurement instruments by PDA and embedded hardware

Instrumentation of Real-Time Embedded Systems for Performance Analysis

Reduction of the random variation of time delay to synchronize Measurement Instruments

Similar Documents

Reduction of polling cycle to check trigger condition for instrument synchronization

On interrupt-transparent synchronization in an embedded object-oriented operating system

A Hardware-based Architecture to Support Flexible Real-Time Parallel Intrusion Detection

Prototyping from SDL specifications using a real-time concurrent logic language

Support for multiprocessor synchronization and resource sharing in system-on-programmable chips with softcores

Clock synchronization in virtual rings

A generic programmable arbiter with default master grant

Synchronization of stand alone measurement instruments by PDA and embedded hardware

Instrumentation of Real-Time Embedded Systems for Performance Analysis

Reduction of the random variation of time delay to synchronize Measurement Instruments