NDLI: An FPGA Connect6 Solver with a two-stage pipelined evaluation

Content Provider	IEEE Xplore Digital Library
Author	Watanabe, T. Moriwaki, R. Yamaji, Y. Kamikubo, Y. Torigai, Y. Nihira, Y. Yoza, T. Ueno, Y. Aoyama, Y. Watanabe, M.
Copyright Year	2011
Description	Author affiliation: Electrical and Electronic Engineering, Shizuoka University, 3-5-1 Johoku, Hamamatsu, Shizuoka 432-8561, Japan (Watanabe, T.; Moriwaki, R.; Yamaji, Y.; Kamikubo, Y.; Torigai, Y.; Nihira, Y.; Yoza, T.; Ueno, Y.; Aoyama, Y.; Watanabe, M.)
Abstract	Recently, immediately following invention of a Connect6 game, many game programs were developed aggressively. However, because the solution space of the Connect6 game is extremely large, the computation powers of current computers are quite insufficient to search all possible solutions. This paper therefore presents a proposal of a field programmable gate array (FPGA) Connect6 Solver with a two-stage pipelined evaluation exploiting numerous zero-evaluation functions to evaluate only a zero value and a small number of detailed evaluation functions which can evaluate all range. The FPGA Connect6 Solver implemented onto a Cyclone IV FPGA is able to defeat target software provided by the 2011 International Conference on Field-Programmable Technology (ICFPT) within the time limit of 1 s for each turn. In addition, the FPGA Connect6 Solver can defeat another JAVA-based software program with a similar algorithm. At that time, the operation speed of the FPGA Connect6 Solver is 764.2 times higher than that of the software operating on a personal computer (Vostro 220S; Dell Inc.) with a 3.16 GHz, Core 2 Duo processor (Intel Corp.).
Starting Page	1
Ending Page	4
File Size	644916
Page Count	4
File Format	PDF
ISBN	9781457717413
e-ISBN	9781457717406
DOI	10.1109/FPT.2011.6133249
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-12-12
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA-based Connect6 solver with hardware-accelerated move refinement

An FPGA implementation of a threat-based strategy for Connect6

Exploration of pipelined FPGA interconnect structures

35.3 compiler-generated communication for pipelined fpga applications ∗.

A pipelined binary tree as a case study on designing efficient circuits for an FPGA in a bram aware design

Incremental Reconfiguration for Pipelined Applications

Enhancing timing-driven FPGA placement for pipelined netlists

Compiler-generated communication for pipelined fpga applications (2003)

A threat-based Connect6 implementation on FPGA

An FPGA Connect6 Solver with a two-stage pipelined evaluation

Similar Documents

FPGA-based Connect6 solver with hardware-accelerated move refinement

An FPGA implementation of a threat-based strategy for Connect6

Exploration of pipelined FPGA interconnect structures

35.3 compiler-generated communication for pipelined fpga applications ∗.

A pipelined binary tree as a case study on designing efficient circuits for an FPGA in a bram aware design

Incremental Reconfiguration for Pipelined Applications

Enhancing timing-driven FPGA placement for pipelined netlists

Compiler-generated communication for pipelined fpga applications (2003)

A threat-based Connect6 implementation on FPGA

An FPGA Connect6 Solver with a two-stage pipelined evaluation