NDLI: A threat-based Connect6 implementation on FPGA

Content Provider	IEEE Xplore Digital Library
Author	Vipin, K. Fahmy, S.A.
Copyright Year	2011
Description	Author affiliation: School of Computer Engineering, Nanyang Technological University, Nanyang Avenue, Singapore (Vipin, K.; Fahmy, S.A.)
Abstract	Connect6 is a new generation k-in-a-row game, which has drawn great interest not only from game enthusiasts, but also from researchers, due to its characteristics such as fairness and high state-space complexity. In this paper we describe the design and implementation of an FPGA-based Connect6 player that can compete against other computer-based opponents, communicating through a serial interface. Our algorithmic implementation utilises only basic FPGA building blocks such as LUTs and flip-flops and does not include any IP cores or hardware macros, making it portable across different FPGA platforms without design modifications. The design has been implemented and validated both on a Xilinx Spartan-3A, and a Xilinx Spartan-6 FPGA boards. The algorithm uses a powerful threat-based placement strategy that maximises the FPGA's winning opportunity while reducing the opponent's options. Extended simulation and evaluation based on software and human players confirms that our FPGA-based implementation performs well, and the algorithm used in the design leads to a high probability of success.
Starting Page	1
Ending Page	4
File Size	412409
Page Count	4
File Format	PDF
ISBN	9781457717413
e-ISBN	9781457717406
DOI	10.1109/FPT.2011.6132745
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-12-12
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Computer architecture Microprocessors Games Clocks Algorithm design and analysis Software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in