NDLI: A Compiler Back-End for Reconfigurable, Mixed-ISA Processors with Clustered Register Files

Content Provider	IEEE Xplore Digital Library
Author	Stripf, T. Koenig, R. Rieder, P. Becker, J.
Copyright Year	2012
Abstract	Reconfigurable tile-based architectures can dynamically interconnect several tiles in order to establish processor instances with varying resource, performance, and energy characteristics at run time. These flexible processor instances offer a new degree of freedom for adapting to changing applications' requirements while optimizing resource and energy consumption. Our solution for dynamic interconnection of tiles requires a flexible Run-Time Scalable Issue-Width (RSIW) Instruction Set Architecture (ISA) that changes dependent on the configuration. In order to enable high-level programmability of our architecture in C/C++ a novel compiler back-end is needed. In this paper we address this necessity by presenting a novel LLVM compiler back-end targeting the reconfigurable RSIW ISA and supporting mixed-ISA software development. RSIW is comparable to clustered-VLIW ISAs since it expresses parallel operations within the ISA and explicitly uses clustered register files. Therefore, we extended our architecture description language based RISC LLVM back-end by representations of parallel operations as well as compilation passes for clustering and scheduling of parallel operations as well as mixed-ISA code generation. Based on the novel back-end we compare the performance characteristics of several applications compiled for and simulated on different configurations. Additionally, we demonstrate resource-aware reconfiguration by a mixed-ISA application scenario.
Starting Page	462
Ending Page	469
File Size	416193
Page Count	8
File Format	PDF
ISBN	9781467309745
DOI	10.1109/IPDPSW.2012.60
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-05-21
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reduced instruction set computing Low level virtual machine Mixed-ISA Compiler Dynamic reconfigurable architecture Clustering algorithms Computer architecture Hazards Clustered VLIW Registers Resource management
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A novel instruction scheduling scheme for clustered VLIW architecture

Dynamic Operands Insertion for VLIW Architecture with a Reduced Bit-width Instruction Set

Reducing Code Size by Graph Coloring Register Allocation and Assignment Algorithm for Mixed-Width ISA Processor

CAeSaR: Unified cluster-assignment scheduling and communication reuse for clustered VLIW processors

Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors

Code generation for an application-specific VLIW processor with clustered, addressable register files

A Reduced Complexity Instruction Set architecture for low cost embedded processors

An efficient heuristic for instruction scheduling on clustered VLIW processors

Instruction-set architecture exploration strategies for deeply clustered VLIW ASIPs

A Compiler Back-End for Reconfigurable, Mixed-ISA Processors with Clustered Register Files

Similar Documents

A novel instruction scheduling scheme for clustered VLIW architecture

Dynamic Operands Insertion for VLIW Architecture with a Reduced Bit-width Instruction Set

Reducing Code Size by Graph Coloring Register Allocation and Assignment Algorithm for Mixed-Width ISA Processor

CAeSaR: Unified cluster-assignment scheduling and communication reuse for clustered VLIW processors

Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors

Code generation for an application-specific VLIW processor with clustered, addressable register files

A Reduced Complexity Instruction Set architecture for low cost embedded processors

An efficient heuristic for instruction scheduling on clustered VLIW processors

Instruction-set architecture exploration strategies for deeply clustered VLIW ASIPs

A Compiler Back-End for Reconfigurable, Mixed-ISA Processors with Clustered Register Files