NDLI: Xtorus: An Extended Torus Topology for On-Chip Massive Data Communication

Content Provider	IEEE Xplore Digital Library
Author	Liu Yu-hang Zhu Ming-fa Wang Jue Xiao Li-min Gong Tao
Copyright Year	2012
Abstract	In the context of more massive data to be processed and more processing elements (PEs) to be laid on a single chip or board, the requirements for corresponding interconnection network are becoming even higher. This paper presents a new topology called xtorus, and evaluates it by using both theoretical analysis and experimental simulation method. For theoretical analysis, an algorithm for computing link path diversity and link entropy is given. The analysis shows that, compared with mesh, xmesh, and torus, the proposed topology has better properties in terms of diameter, average latency, throughput, and path diversity. Although some more links are added in xtorus, the number of links is of the same order of magnitude with that of mesh, xmesh, and torus. It also takes advantage of increasing higher levels of VLSI process. Simulations on GEM5 show that xtorus has better scalability, and its average latency is less than that of mesh, xmesh, and torus by significant proportions respectively, especially when larger number of routers are used. Moreover, to different traffic patterns, its performance swing is less than that of mesh. Finally, based on the entropy difference of the links in the topology, a method for heterogeneous link design is presented, which enables designers to trade off between delay, power and area according to concrete integrated circuit design scene.
Starting Page	2061
Ending Page	2068
File Size	411161
Page Count	8
File Format	PDF
ISBN	9781467309745
DOI	10.1109/IPDPSW.2012.242
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-05-21
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Link entropy Network topology Routing Throughput Traffic pattern Entropy On-chip/board network Topology Performance analysis System-on-a-chip Heterogeneous links Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in