NDLI: Victim alignment in crosstalk aware timing analysis

Content Provider	IEEE Xplore Digital Library
Author	Gandikota, R. Chopra, K. Blaauw, D. Sylvester, D. Becer, M. Joao Geada
Copyright Year	2007
Description	Author affiliation: Univ. of Michigan, Ann Arbor (Gandikota, R.; Chopra, K.; Blaauw, D.; Sylvester, D.; Becer, M.; Joao Geada)
Abstract	Modeling the effect of coupling noise on circuit delay is a key issue in static timing analysis (STA) and involves the "victim-aggressor alignment" problem. As delay-noise depends strongly on the skew between the victim-aggressor input transitions', it is not possible to apriori identify the victim input transition that results in the latest arrival time at the victim. Several approaches that heuristically search for the worst-case victim-aggressor alignment have been proposed in literature. In this paper we present an analytical result that obviates the need to search for the worst-case victim input transition, thereby simplifying the victim-aggressor alignment problem significantly. Using the properties of standard nonlinear CMOS drivers, we show that regardless of the switching of the aggressors, the worst-case victim input transition is the one that switches at the latest point in its timing window. Although this result has been empirically observed in the industry, to the best of our knowledge, this is the first work that provides a rigorous analysis and shows that the result holds for both linear and non-linear drivers. We also show that limiting the alignment of the victim to only the latest victim input transition can significantly reduce the runtime of existing heuristic techniques with no loss of accuracy.
Starting Page	698
Ending Page	704
File Size	677727
Page Count	7
File Format	PDF
ISBN	9781424413812
ISSN	10923152
DOI	10.1109/ICCAD.2007.4397347
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-11-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Crosstalk Timing Delay effects Engines Capacitance Delay estimation Design automation Coupling circuits Circuit noise Switches
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Victim Alignment in Crosstalk-Aware Timing Analysis

Switching window computation for static timing analysis in presence of crosstalk noise

Refining switching window by time slots for crosstalk noise calculation

Victim alignment in crosstalk aware timing analysis

Timing macro-modeling of IP blocks with crosstalk

Estimation of signal arrival times in the presence of delay noise

False-noise analysis using logic implications

TACO: timing analysis with COupling

Delay noise pessimism reduction by logic correlations

Victim alignment in crosstalk aware timing analysis

Similar Documents

Victim Alignment in Crosstalk-Aware Timing Analysis

Switching window computation for static timing analysis in presence of crosstalk noise

Refining switching window by time slots for crosstalk noise calculation

Victim alignment in crosstalk aware timing analysis

Timing macro-modeling of IP blocks with crosstalk

Estimation of signal arrival times in the presence of delay noise

False-noise analysis using logic implications

TACO: timing analysis with COupling

Delay noise pessimism reduction by logic correlations

Victim alignment in crosstalk aware timing analysis