NDLI: ECO timing optimization using spare cells

Content Provider	IEEE Xplore Digital Library
Author	Yen-Pin Chen Jia-Wei Fang Yao-Wen Chang
Copyright Year	2007
Description	Author affiliation: Nat. Taiwan Univ., Taipei (Yen-Pin Chen)
Abstract	We introduce in this paper a new problem of ECO timing optimization using spare-cell rewiring and present the first work for this problem. Spare-cell rewiring is a popular technique for incremental timing optimization and/or functional change after the placement stage. The spare-cell rewiring problem is very challenging because of its dynamic wiring cost nature for selecting a spare cell, while the existing related problems consider only static wiring cost. For the addressed problem, we present a framework of buffer insertion and gate sizing to handle it. In this framework, we present a dynamic programming algorithm considering the dynamic cost, called dynamic cost programming (DCP), for the ECO timing optimization with spare cells. Without loss of solution optimality, we further present an effective pruning method by selecting spare cells only inside an essential bounding polygon to reduce the solution space. The whole framework is integrated into a commercial design flow. Experimental results based on five industry benchmarks show that our method is very effective and efficient in fixing the timing violations of ECO paths.
Starting Page	530
Ending Page	535
File Size	814840
Page Count	6
File Format	PDF
ISBN	9781424413812
ISSN	10923152
DOI	10.1109/ICCAD.2007.4397319
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-11-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Dynamic programming Delay Wiring Cost function Circuits Flip-flops Heuristic algorithms Manuals Design optimization
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ECO Timing Optimization Using Spare Cells and Technology Remapping

ECO timing optimization using spare cells

Soft-edge flip-flops for improved timing yield: design and optimization

Engineering change using spare cells with constant insertion

Minimizing leakage power in sequential circuits by using mixed vt flip-flops

Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization

Timing driven gate duplication: complexity issues and algorithms

Pyramids: An efficient computational geometry-based approach for timing-driven placement

Is wire tapering worthwhile?

ECO timing optimization using spare cells

Similar Documents

ECO Timing Optimization Using Spare Cells and Technology Remapping

ECO timing optimization using spare cells

Soft-edge flip-flops for improved timing yield: design and optimization

Engineering change using spare cells with constant insertion

Minimizing leakage power in sequential circuits by using mixed vt flip-flops

Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization

Timing driven gate duplication: complexity issues and algorithms

Pyramids: An efficient computational geometry-based approach for timing-driven placement

Is wire tapering worthwhile?

ECO timing optimization using spare cells