NDLI: Challenges in solder on leadframe packages

Content Provider	IEEE Xplore Digital Library
Author	Chee Yin Khuen Thong Kai Choh
Copyright Year	2012
Description	Author affiliation: Carsem Technology Center, Carsem (M) Sdn Bhd S-Site, Lot 52986, Taman Meru Industrial Estate, Jelapang, P.O.Box 380, 30720 Ipoh, Perak, Malaysia (Chee Yin Khuen; Thong Kai Choh)
Abstract	Power device application is one of the highest growth sectors in today's semiconductor technology. The main applications for power devices are switches or rectifiers used in servers, desktops, notebook, cell phone etc. From a packaging perspective, power devices are characterised by its ability and efficiency in conducting high current. To conduct high current, a power package must have low electrical resistance and good thermal dissipation system. As such, applying solder as interconnect between the die and the leadframe or cu clips to mosfets is by far the best solution for thermal dissipation and electrical conductivity. This is because solder poses superior thermal conductivity performance (approximate 3 times better than high thermal conductive epoxy & approximate 10 times lower in terms of volume resistivity). In the industry today, typical power package that applies conductive epoxy handles about 2∼16A current while package applies solder capable to handles 25∼60A current. As such, solder will continue to be the preferred material over epoxy for power packages that requires high current. This paper will discuss on the challenges faced when using solder as the die attach material on leadframe based packages.
Starting Page	1
Ending Page	4
File Size	675763
Page Count	4
File Format	PDF
ISBN	9781467343848
ISSN	10898190
e-ISBN	9781467343862
DOI	10.1109/IEMT.2012.6521815
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-06
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Solder ball robustness study on polymer core solder balls for BGA packages

Dicing die attach challenges at multi die stack packages

A method for the measurement of chip to leadframe adhesion in LOC packages

High temperature storage performance for Au Sn diffusion soldering on Cu leadframe substrate

Solder Fatigue Problems in Power Packages

Challenges in copper 2nd bond quality on nickel palladium leadframe

Characterization of mechanical testing on lead free solder on electronic application

Fatigue Life Prediction of Solder Joints in Electronic Packages with Ansys®

Solder Fatigue Modeling of Flip-Chip Bumps in Molded Packages

Challenges in solder on leadframe packages

Similar Documents

Solder ball robustness study on polymer core solder balls for BGA packages

Dicing die attach challenges at multi die stack packages

A method for the measurement of chip to leadframe adhesion in LOC packages

High temperature storage performance for Au Sn diffusion soldering on Cu leadframe substrate

Solder Fatigue Problems in Power Packages

Challenges in copper 2nd bond quality on nickel palladium leadframe

Characterization of mechanical testing on lead free solder on electronic application

Fatigue Life Prediction of Solder Joints in Electronic Packages with Ansys®

Solder Fatigue Modeling of Flip-Chip Bumps in Molded Packages

Challenges in solder on leadframe packages