NDLI: Toward determining optimal mechanical properties in adhesives for flip chip and wire bonded low-k die

Content Provider	IEEE Xplore Digital Library
Author	Carson, G. Todd, M.
Copyright Year	2004
Description	Author affiliation: Henkel Corp., City of Industry, CA, USA (Carson, G.; Todd, M.)
Abstract	Even for an industry accustomed to dramatic and tumultuous change, the move of IC and packaging fabs toward low-k dielectric is remarkable for its technical challenges and public drama. The new dielectrics exhibit poor adhesion and mechanical strength, rendering many pre-existing materials and processes ineffective at ensuring cost-effective manufacturing of reliable IC packages. IC and packaging fabs are working together at unprecedented levels to ensure technical dominance and competitive cost structures. This paper will provide a snapshot of modeling and experiments in progress to identify critical mechanical properties of underfills, encapsulants and die attach pastes leading to satisfactory preconditioning and thermal cycling performance in flip chip and wirebonded PBGAs. A number of divergent views are found within different organizations as to the combination of properties giving the best performance. Glass transition temperature, modulus, CTE, adhesion and cure shrinkage are critical properties. There is no certainty that a given combination of properties will lead to a "universal" product applicable for a variety of die sizes, reflow temperatures and reliability specifications. Available data suggests that the challenge to material designers centers, as always, on a balance of material properties. Flip chip packages require underfills that are stiff enough to reinforce solder joints at elevated temperatures, yet soft enough to cradle the delicate dielectric. Warpage is a looming issue for these packages as for the wirebonded PBGAs. Questions concerning effects of die attach on PBGA performance need to be addressed.
Sponsorship	IEEE CPMT SEMI
Starting Page	10
Ending Page	12
File Size	460829
Page Count	3
File Format	PDF
ISBN	0780385829
ISSN	10898190
DOI	10.1109/IEMT.2004.1321623
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-07-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Mechanical factors Flip chip Wire Bonding Integrated circuit packaging Lead Temperature Adhesives Dielectric materials Microassembly
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Laser grooving process development for low-k / ultra low-k devices

Cu interconnects and low-k dielectrics, challenges for chip interconnections and packaging

Cost analysis: solder bumped flip chip versus wire bonding

Effect of Underfill Mechanical Property on Cu/Low-K Delamination for Lead-Free Flip Chip Packaging

Flip chip interconnect systems using copper wire stud bump and lead free solder

Gold stud bump in flip-chip applications

Hygro-thermo-mechanical modeling of mixed flip-chip and wire bond stacked die BGA module with molded underfill

Evaluation of area bonding conductive adhesives for flip chip attach of area bonded die

Silicon-On-Silicon Packaging

Toward determining optimal mechanical properties in adhesives for flip chip and wire bonded low-k die

Similar Documents

Laser grooving process development for low-k / ultra low-k devices

Cu interconnects and low-k dielectrics, challenges for chip interconnections and packaging

Cost analysis: solder bumped flip chip versus wire bonding

Effect of Underfill Mechanical Property on Cu/Low-K Delamination for Lead-Free Flip Chip Packaging

Flip chip interconnect systems using copper wire stud bump and lead free solder

Gold stud bump in flip-chip applications

Hygro-thermo-mechanical modeling of mixed flip-chip and wire bond stacked die BGA module with molded underfill

Evaluation of area bonding conductive adhesives for flip chip attach of area bonded die

Silicon-On-Silicon Packaging

Toward determining optimal mechanical properties in adhesives for flip chip and wire bonded low-k die