NDLI: An FPGA Framework for Genetic Algorithms: Solving the Minimum Energy Broadcast Problem

Content Provider	IEEE Xplore Digital Library
Author	Vieira Dos Santos, P. Alves, J.C. Canas Ferreira, J.
Copyright Year	2015
Description	Author affiliation: Fac. of Eng., Univ. of Porto, Porto, Portugal (Vieira Dos Santos, P.; Alves, J.C.; Canas Ferreira, J.)
Abstract	Solving complex optimization problems with genetic algorithms (GAs) with custom computing architectures is a way to improve the execution time of this metaheuristic, which is known to consume considerable amounts of time to converge to final solutions. In this work, we present a scalable computing array architecture to accelerate the execution of cellular GAs (cGAs), a variant of genetic algorithms which can conveniently exploit the coarse-grain parallelism afforded by custom parallel processing. The proposed architecture targets Xilinx FPGAs and is used as an auxiliary processor of an embedded CPU (MicroBlaze). To handle different optimization problems, a high-level synthesis (HLS) design flow is proposed where the problem-dependent operations are specified in C++ and synthesised to custom hardware, thus requiring a minimum knowledge of digital design for FPGAs. The minimum energy broadcast (MEB) problem in wireless ad hoc networks is used as a case study. An existing software implementation of a GA to solve this problem is ported to the proposed computing array to demonstrate its effectiveness and the HLS-based design flow. Implementation results in a Virtex-6 FPGA show significant speedups, while finding solutions with improved quality.
Starting Page	9
Ending Page	16
File Size	195926
Page Count	8
File Format	PDF
e-ISBN	9781467380355
DOI	10.1109/DSD.2015.81
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-26
Publisher Place	Portugal
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Genetic algorithms Optimization Sociology Statistics Arrays Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

About the FPGA implementation of a genetic algorithm for solving Sudoku puzzles

A framework for hardware cellular genetic algorithms: An application to spectrum allocation in cognitive radio

An improved genetic algorithm for solving the Traveling Salesman Problem

Implementation of real coded Genetic Algorithms using FPGA technology

FPGA implementation of an adaptive genetic algorithm

A hybrid genetic algorithm for the minimum interconnection cut problem

Particle swarm optimization for the minimum energy broadcast problem in wireless ad-hoc networks

A formal and empirical analysis of recombination for genetic algorithm-based approaches to the FPGA placement problem

HGA: A Hardware-Based Genetic Algorithm

An FPGA Framework for Genetic Algorithms: Solving the Minimum Energy Broadcast Problem

Similar Documents

About the FPGA implementation of a genetic algorithm for solving Sudoku puzzles

A framework for hardware cellular genetic algorithms: An application to spectrum allocation in cognitive radio

An improved genetic algorithm for solving the Traveling Salesman Problem

Implementation of real coded Genetic Algorithms using FPGA technology

FPGA implementation of an adaptive genetic algorithm

A hybrid genetic algorithm for the minimum interconnection cut problem

Particle swarm optimization for the minimum energy broadcast problem in wireless ad-hoc networks

A formal and empirical analysis of recombination for genetic algorithm-based approaches to the FPGA placement problem

HGA: A Hardware-Based Genetic Algorithm

An FPGA Framework for Genetic Algorithms: Solving the Minimum Energy Broadcast Problem