NDLI: Enhanced Spin-Diode Synthesis Using Logic Sharing

Content Provider	IEEE Xplore Digital Library
Author	Martins, M. Marranghello, F. Friedman, J. Sahakian, A. Ribas, R. Reis, A.
Copyright Year	2015
Description	Author affiliation: PGMICRO, Univ. Fed. do Rio Grande do Sul, Rio Grande, Brazil (Martins, M.; Marranghello, F.; Ribas, R.; Reis, A.) \|\| Inst. d'Electron. Fondamentale, Univ. Paris-Sud, Orsay, France (Friedman, J.) \|\| Dept. of Electr. Eng. & Comput. Sci., Northwestern Univ., Evanston, IL, USA (Sahakian, A.)
Abstract	Transistor scaling is the major contributor toward continuous improvement of circuit performance. However, the reduction of transistor dimensions increases several fabrication and design challenges. In this sense, several post CMOS devices are being investigated. Recently, the magnetoresistive spin-diode was proposed and the possibility to implement logic gates exploiting this kind of device has been demonstrated. The spin-diode technology has the INV, NOR2 and XNOR2 as basis logic functions, which is quite different from the CMOS basic gates. This paper proposes an algorithm that improves the state-of-the-art synthesis algorithm for the spin-diode technology. Also, this paper presents some optimized designs of functions that appear frequently in circuits. Results show a reduction of more than 3% in number of diodes, compared to the state-of-the-art algorithm.
Starting Page	218
Ending Page	224
File Size	474557
Page Count	7
File Format	PDF
e-ISBN	9781467380355
DOI	10.1109/DSD.2015.102
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-26
Publisher Place	Portugal
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates CMOS integrated circuits Semiconductor diodes Algorithm design and analysis Boolean functions CMOS technology Magnetoresistance Functional Composition Digital Integrated Circuits Spin-Diode Emerging Technologies Standard-Cell Library Logic Synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Spin diode network synthesis using functional composition

Design of combinational logic digital circuits using a mixed logic synthesis method

A Spin-Diode Logic Family

EDP optimized synthesis scheme for Boolean read-once functions

Boolean circuit design using emerging tunneling devices

Area-oriented synthesis for pass-transistor logic

Low power GaAs digital ICs using Schottky diode-FET logic

Threshold-gates in arithmetic circuits

Monotonic circuits with complete acknowledgement

Enhanced Spin-Diode Synthesis Using Logic Sharing

Similar Documents

Spin diode network synthesis using functional composition

Design of combinational logic digital circuits using a mixed logic synthesis method

A Spin-Diode Logic Family

EDP optimized synthesis scheme for Boolean read-once functions

Boolean circuit design using emerging tunneling devices

Area-oriented synthesis for pass-transistor logic

Low power GaAs digital ICs using Schottky diode-FET logic

Threshold-gates in arithmetic circuits

Monotonic circuits with complete acknowledgement

Enhanced Spin-Diode Synthesis Using Logic Sharing