NDLI: A Framework for Comprehensive Automated Evaluation of Concurrent Online Checkers

Content Provider	IEEE Xplore Digital Library
Author	Saltarelli, P. Niazmand, B. Raik, J. Hariharan, R. Jervan, G. Hollstein, T.
Copyright Year	2015
Description	Author affiliation: Univ. degli Studi di Ferrara, Ferrara, Italy (Niazmand, B.) \|\| Tallinn Univ. of Technol., Tallinn, Estonia (Saltarelli, P.; Raik, J.; Hariharan, R.; Jervan, G.; Hollstein, T.)
Abstract	This paper proposes a framework for automated evaluation of concurrent online checkers. The novelty of the underlying approach lies in its completeness (i.e. ability of formally proving the presence or absence of true misses), minimal fault detection latency and accurate, fully automated evaluation of the fault detection characteristics of the checkers. The methodology consists of creating a pseudo-combinational version of the circuit under test, specifying the environment in terms of valid input stimuli and providing the assertions for generating the checkers, which will thereafter be evaluated by the framework. In this paper, a case-study on the control part (routing and arbitration) of a Network-on-Chip (NoC) router has been carried out. It shows on a realistic application that the framework is capable of accurately and formally evaluating the quality of individual concurrent checkers which constitutes an important task in fault tolerant system design. The case study shows that the proposed approach helps achieving high fault coverage in a single clock-cycle.
Starting Page	288
Ending Page	292
File Size	1210346
Page Count	5
File Format	PDF
e-ISBN	9781467380355
DOI	10.1109/DSD.2015.15
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-26
Publisher Place	Portugal
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Ports (Computers) Fault detection Electrical fault detection Integrated circuit modeling Encoding arbitration concurrent online checking Network-on-Chip routing logic
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automated minimization of concurrent online checkers for Network-on-Chips

Extended checkers for Logic-Based Distributed Routing in Network-on-Chips

Area-efficient synthesis of fault-secure NoC switches

Controllable self-checking checkers for conditional concurrent checking

An integrated method for implementing online fault detection in NoC-based MPSoCs

Design of Fault-Tolerant and Reliable Networks-on-Chip

A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers

A spare link based reliable Network-on-Chip design

Fault-resilient routing unit in NoCs

A Framework for Comprehensive Automated Evaluation of Concurrent Online Checkers

Similar Documents

Automated minimization of concurrent online checkers for Network-on-Chips

Extended checkers for Logic-Based Distributed Routing in Network-on-Chips

Area-efficient synthesis of fault-secure NoC switches

Controllable self-checking checkers for conditional concurrent checking

An integrated method for implementing online fault detection in NoC-based MPSoCs

Design of Fault-Tolerant and Reliable Networks-on-Chip

A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers

A spare link based reliable Network-on-Chip design

Fault-resilient routing unit in NoCs

A Framework for Comprehensive Automated Evaluation of Concurrent Online Checkers