NDLI: About the FPGA implementation of a genetic algorithm for solving Sudoku puzzles

Content Provider	IEEE Xplore Digital Library
Author	Thirer, N.
Copyright Year	2012
Description	Author affiliation: HIT - Holon Institute of Technology Holon, Israel (Thirer, N.)
Abstract	In the last years, a number of papers present algorithms for solving and generating Sudoku puzzles. Some studies test and confirm the possibility to use the genetic algorithm (GA) for solving and rating the Sudoku puzzles. The results are that GA can solve Sudoku puzzles, but not very effectively. Other studies test the possibility of a FPGA implementation of a "Sudoku solver" algorithm and "brute-force" methods are used due to excessive resource requirement for the implementations of other algorithms. Our paper analyzes the possibility of a FPGA implementation of the GA for solving the puzzles. The paper presents some possible adaptations of the general GA algorithm, concerning the population and chromosome definitions, crossover and mutation phases and fitness function calculation for this FPGA implementation.
Starting Page	1
Ending Page	3
File Size	233365
Page Count	3
File Format	PDF
ISBN	9781467346825
e-ISBN	9781467346818
DOI	10.1109/EEEI.2012.6377058
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-14
Publisher Place	Israel
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Biological cells Field programmable gate arrays Genetic algorithms Sociology Statistics Hardware Pipelines Sudoku puzzles Genetic Algorithm FPGA Implementation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of real coded Genetic Algorithms using FPGA technology

FPGA implementation of an adaptive genetic algorithm

General Architecture for Hardware Implementation of Genetic Algorithm

FPGA implementation of Differential Evaluation Algorithm for MLP training

Design of enhanced arithmetic logical unit for hardware genetic processor

A FPGA-based implementation of Rough Set Theory

Solving Sudoku in reconfigurable hardware

Pipelined Genetic Propagation

Intelligent FPGA based system for shape recognition

About the FPGA implementation of a genetic algorithm for solving Sudoku puzzles

Similar Documents

Implementation of real coded Genetic Algorithms using FPGA technology

FPGA implementation of an adaptive genetic algorithm

General Architecture for Hardware Implementation of Genetic Algorithm

FPGA implementation of Differential Evaluation Algorithm for MLP training

Design of enhanced arithmetic logical unit for hardware genetic processor

A FPGA-based implementation of Rough Set Theory

Solving Sudoku in reconfigurable hardware

Pipelined Genetic Propagation

Intelligent FPGA based system for shape recognition

About the FPGA implementation of a genetic algorithm for solving Sudoku puzzles