NDLI: MCjammer: Adaptive Verification for Multi-core Designs

Content Provider	IEEE Xplore Digital Library
Author	Wagner, I. Bertacco, V.
Copyright Year	2008
Description	Author affiliation: Adv. Comput. Archit. Lab., Michigan Univ., Ann Arbor, MI (Wagner, I.; Bertacco, V.)
Abstract	The challenge of verification of multi-core and multi-processor designs grows dramatically with each new generation of systems produced today. Validation of memory coherence of such systems, which include multiple levels of cache and complex protocols, constitutes a major fraction of this task. Unfortunately, current tools are incapable of addressing these challenges, allowing bugs, which cause unpredictable software behavior and wrong computation results, to slip into hardware. In this work we present a scalable approach to the verification of memory coherence protocols in large multi-core and multi-processor systems. We accomplish this task through a distributed network of cooperating agents, which feed the processors with stimuli, each agent attempting to accomplish its own verification goals and support other agents on theirs as well. The agents can dynamically change the stimuli based on coverage and pressure observed during simulation. Since each agent has a minimal knowledge of the entire system, their communication and decision process is greatly simplified. Moreover, since the agents' view of the system is linear in the number of nodes in it, our approach can be efficiently scaled to target large multi-core systems. Experimental results on two common coherence protocols and a range of multi-core configurations demonstrate that our technique can reach high levels of coverage of the system-level protocol much faster than a constrained-random generator.
Starting Page	670
Ending Page	675
File Size	266052
Page Count	6
File Format	PDF
ISBN	9783981080131
DOI	10.1109/DATE.2008.4484755
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-03-10
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Protocols Testing Frequency Formal verification Feedback Computer architecture Computer bugs Software tools Hardware Feeds
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MCjammer: adaptive verification for multi-core designs

Coverage metrics for functional validation of hardware designs

Using formal specifications for functional validation of hardware designs

Linking simulation with formal verification at a higher level

Formal verification as a technology transfer problem

The UniTESK Approach to Specification-Based Validation of Hardware Designs

Verification-Aware Microprocessor Design

A panacea or academic poppycock: formal methods revisited

Verification of an industrial SystemC/TLM model using LOTOS and CADP

MCjammer: Adaptive Verification for Multi-core Designs

Similar Documents

MCjammer: adaptive verification for multi-core designs

Coverage metrics for functional validation of hardware designs

Using formal specifications for functional validation of hardware designs

Linking simulation with formal verification at a higher level

Formal verification as a technology transfer problem

The UniTESK Approach to Specification-Based Validation of Hardware Designs

Verification-Aware Microprocessor Design

A panacea or academic poppycock: formal methods revisited

Verification of an industrial SystemC/TLM model using LOTOS and CADP

MCjammer: Adaptive Verification for Multi-core Designs