NDLI: A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers

Content Provider	IEEE Xplore Digital Library
Author	Eberle, W. Goffioul, M.
Copyright Year	2008
Description	Author affiliation: Bioelectron. Syst., IMEC, Leuven (Eberle, W.)
Abstract	Emerging new wireless standards, the move towards multi-standard transceivers, and ultimately software- defined radios imposes the need for a tighter interaction between digital baseband and analog/RF parts. Software- defined radio transceivers may face more than 400 control bits in the analog/RF part. Configuring of the transmit/receive chain to particular standards, monitoring of front-end performance, and dynamic control of front-end behavior requires a tight bidirectional interaction. We have developed a generic concept of a flexible and scalable low-power digital communication network in a multi-standard analog/RF front-end. Our approach is layout-friendly, reduces interconnect area significantly (by 96%) compared to a star topology, scales easily with analog/RF design changes such as pin additions, and exhibits a generic bidirectional interface to the system and digital designer. Moreover, an almost fully automated design flow - starting from an on-chip connection list for all analog blocks up to VHDL code generation - has been developed and implemented, reducing design effort and potential errors. The architecture and the design flow have been successfully proven in two 0.13-um full software-defined radio transceiver designs. In the first design, the flow was still manually instantiated. In the second design, the automated flow was used and led to a significant design- time speed-up.
Starting Page	710
Ending Page	715
File Size	553952
Page Count	6
File Format	PDF
ISBN	9783981080131
DOI	10.1109/DATE.2008.4484762
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-03-10
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Digital communication Automatic control Communication system control Radio frequency Radio transceivers Software standards Baseband Radio control Monitoring Network topology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers

A fully digital architecture for wideband wireless transmitters

Design of rf/if analog to digital converters for software radio communication receivers (2006).

Wideband RF front end design considerations for a flexible white space software defined radio

A self-calibrating quadrature mixing front-end for SDR

The analysis and design of RF sub-sampling frontend for SDR

A Novel MPSoC Interface and Control Architecture for Multistandard RF Transceivers

An algorithm for minimum bandpass sampling frequency for multiple RF signals in SDR systems

A reconfigurable CMOS analog baseband for compact TDD wireless radio transceivers

A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers

Similar Documents

A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers

A fully digital architecture for wideband wireless transmitters

Design of rf/if analog to digital converters for software radio communication receivers (2006).

Wideband RF front end design considerations for a flexible white space software defined radio

A self-calibrating quadrature mixing front-end for SDR

The analysis and design of RF sub-sampling frontend for SDR

A Novel MPSoC Interface and Control Architecture for Multistandard RF Transceivers

An algorithm for minimum bandpass sampling frequency for multiple RF signals in SDR systems

A reconfigurable CMOS analog baseband for compact TDD wireless radio transceivers

A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers