NDLI: A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment

Content Provider	IEEE Xplore Digital Library
Author	Vogt, T. Wehn, N.
Copyright Year	2008
Description	Author affiliation: Microelectron. Syst. Design Res. Group, Kaiserslautern Univ., Kaiserslautern (Vogt, T.; Wehn, N.)
Abstract	Future mobile and wireless communication networks require flexible modem architectures to support seamless services between different network standards. Hence, a common hardware platform that can support multiple protocols implemented or controlled by software, generally referred to as software defined radio (SDR), is essential. This paper presents a family of dynamically reconfigurable application-specific instruction-set processors (ASIP) for the application domain of channel coding in wireless communication systems. As a weakly programmable IP core, it can implement trellis based channel decoding in a SDR environment. It features binary convolutional decoding, and turbo decoding for binary as well as duobinary turbo codes for all current and upcoming standards. The ASIPs consist of a specialized pipeline with 15 stages and a dedicated communication and memory infrastructure. Logic synthesis revealed a maximum clock frequency of 400 MHz and a total area of 0.42 $mm^{2}$ for a 65 nm technology. Simulation results for Viterbi and turbo decoding demonstrate maximum throughput of 196 and 34 Mbps, respectively, and outperforms existing SDR based approaches for channel decoding.
Starting Page	38
Ending Page	43
File Size	792378
Page Count	6
File Format	PDF
ISBN	9783981080131
DOI	10.1109/DATE.2008.4484657
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-03-10
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Decoding Application specific processors Application software Convolutional codes Wireless communication Modems Computer architecture Communication standards Hardware Protocols
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment

A Reconfigurable Applcation Specific Instruction Set Processor for Viterbi and Log-MAP Decoding

A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a SDR environment

A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding

From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding

Viturbo: a reconfigurable architecture for Viterbi and turbo decoding

A Reconfigurable Multi-Processor Platform for Convolutional and Turbo Decoding

Design of reconfigurable coprocessor for communication systems

A Configurable Application Specific Processor for Turbo Decoding

A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment

Similar Documents

A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment

A Reconfigurable Applcation Specific Instruction Set Processor for Viterbi and Log-MAP Decoding

A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a SDR environment

A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding

From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding

Viturbo: a reconfigurable architecture for Viterbi and turbo decoding

A Reconfigurable Multi-Processor Platform for Convolutional and Turbo Decoding

Design of reconfigurable coprocessor for communication systems

A Configurable Application Specific Processor for Turbo Decoding

A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment