NDLI: System level online power management algorithms

Content Provider	IEEE Xplore Digital Library
Author	Ramanathan, D. Gupta, R.
Copyright Year	2000
Description	Author affiliation: Dept. of Inf. & Comput. Sci., California Univ., Irvine, CA, USA (Ramanathan, D.)
Abstract	The problem of power management for an embedded system is to reduce system level power dissipation by shutting off parts of the system when they are not being used and turning them back on when they are required. Algorithms for this problem are online in nature where the algorithm must operate without access to the complete data set or its characteristics. In this paper, we present online algorithms to manage power for embedded systems and provide experimental analysis to back up the theoretical results. Specifically, this paper makes four contributions. We propose an optimal online algorithm for power management. We present an analysis of algorithmic efficiency using a technique called competitive analysis which is particularly suitable for online algorithms. Using this analysis technique, we develop a lower bound for the non-adaptive version of the power management problem and show that our algorithm achieves this lower bound. Next, we explore adaptive algorithms that try to shut down the system based on historical data. We provide a lower bound for any algorithm that uses adaptive methods to manage power. We also propose an algorithm that is independent of the input data distribution, practical and usable in both hardware and software systems with guaranteed performance. Finally, we compare these algorithms with previously proposed heuristics both theoretically and experimentally. For the experiments, we model the disk drive of a laptop computer as an embedded system. The results show that the proposed algorithms perform well in practice with guaranteed bounds on their performance. Further, this paper conclusively demonstrates that to implement aggressive power management techniques for power critical subsystems, designers will have to commit greater resources such as dedicated registers and ALU units.
Starting Page	606
Ending Page	611
File Size	662243
Page Count	6
File Format	PDF
ISBN	0769505376
DOI	10.1109/DATE.2000.840847
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-03-30
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy management Power system management Algorithm design and analysis Embedded system Power dissipation Turning Adaptive algorithm Software algorithms Hardware Software systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Latency effects of system level power management algorithms

System Level Online Power Management Algorithms (2000)

An analysis of system level power management algorithms and their effects on latency

System Level Online Power Management Algorithms (2000)

Software power optimizations in an embedded system

An analysis of system level power management algorithms and their effects on latency (2002).

A model checking approach to evaluating system level dynamic power management policies for embedded systems

Power optimization and management in embedded systems

Hardware/Software partitioning algorithm for embedded systems with repeated functionalities

System level online power management algorithms

Similar Documents

Latency effects of system level power management algorithms

System Level Online Power Management Algorithms (2000)

An analysis of system level power management algorithms and their effects on latency

System Level Online Power Management Algorithms (2000)

Software power optimizations in an embedded system

An analysis of system level power management algorithms and their effects on latency (2002).

A model checking approach to evaluating system level dynamic power management policies for embedded systems

Power optimization and management in embedded systems

Hardware/Software partitioning algorithm for embedded systems with repeated functionalities

System level online power management algorithms