NDLI: A design flow to quantify and limit multiple patterning effects

Content Provider	IEEE Xplore Digital Library
Author	Harb, M. Dessouky, M.
Copyright Year	2015
Description	Author affiliation: MCD, Mentor Graphics, Cairo, Egypt (Harb, M.) \|\| Fac. of Eng., Ainshams Univ., Cairo, Egypt (Dessouky, M.)
Abstract	Despite the slight progress in Next Generation Lithography (NGL), including Extreme Ultra Violet (EUV) lithography, Multiple Patterning Technology (MPT) is still the solution used in sub-20nm technology nodes. The impact of using such technology is not well understood by circuit designers who face difficulties to predict the impact of MPT on their circuit's figures of merit. One of the impacts is the change in the coupling capacitance, since one physical layer should be patterned using 2 or more masks in MPT. The overlay error between the masks will change the intra-layer spaces between patterns, resulting in coupling capacitance deviation from designer's expectation. The uncertainty in the capacitance value at one node produces uncertainty at the node's waveform. This is crucial in circuits that are dependent on capacitance as a foundation of their working theory, like ring oscillators. In this paper, we are going to study how MPT can affect the output frequency of a ring oscillator. Moreover, we are going to provide a flow to capture that impact, which can be applied on other circuits. A feedback mechanism is implemented to provide the designer with sensitivity information of electrical node pairs. This mechanism can help designer to decide the appropriate layout modifications that can make his design less prone to MPT effects.
Starting Page	1
Ending Page	4
File Size	727519
Page Count	4
File Format	PDF
e-ISBN	9781467365581
DOI	10.1109/MWSCAS.2015.7282106
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Layout Capacitance Couplings Ring oscillators Lithography Databases Sensitivity
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in