NDLI: A thermal-aware ILP-based algorithm in behavioral synthesis

Content Provider	IEEE Xplore Digital Library
Author	Zhipeng Liu Jinian Bian Qiang Zhou
Copyright Year	2007
Description	Author affiliation: Tsinghua Univ., Beijing (Zhipeng Liu; Jinian Bian; Qiang Zhou)
Abstract	In this paper, an integer linear programming (ILP)-based algorithm in behavioral synthesis procedure was proposed to low down the peak temperature of chip and guarantee the performance of circuit. It has been founded on the observation that different behavioral synthesis results will significantly affect the power dissipation of functional units, which will further affect the thermal distribution of the chip. In order to avoid the overheating in one cycle or on one module, the concepts of peak cycle power and peak module power are introduced to restrict the maximum power dissipation in both the temporal aspect and the spatial aspect. ILP formulations were modeled and constructed under the multiple supply voltages and multicycling scheme, which needs the support of parameterized functional units library. Experimental results on benchmarks indicate that with the consideration of thermal-aware behavioral synthesis, our ILP-based algorithm on average reduces the peak temperature of functional units by 13.9degC when compared to the thermal unaware synthesis flow.
Starting Page	1178
Ending Page	1181
File Size	119489
Page Count	4
File Format	PDF
ISBN	9781424411313
DOI	10.1109/ICASIC.2007.4415844
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-22
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Temperature Circuit synthesis Power dissipation Energy consumption Voltage Minimization Circuit optimization Computer science Integer linear programming Libraries
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ILP-based optimization of sequential circuits for low power

Optimal V/sub th/ assignment and buffer insertion for simultaneous leakage and glitch minimization though integer linear programming (ILP)

ILP-based optimal multi-threshold voltages assignment under performance constraints

ILP based leakage optimization during nano-CMOS RTL synthesis: A DOXCMOS Versus DTCMOS perspective

High level synthesis for peak power minimization using ILP

A fast heuristic for leakage-aware synthesis

Peak Power Minimization through Power Management Scheduling

Low power state assignment using ILP techniques

Behavioral level dual-vth design for reduced leakage power with thermal awareness

A thermal-aware ILP-based algorithm in behavioral synthesis

Similar Documents

ILP-based optimization of sequential circuits for low power

Optimal V/sub th/ assignment and buffer insertion for simultaneous leakage and glitch minimization though integer linear programming (ILP)

ILP-based optimal multi-threshold voltages assignment under performance constraints

ILP based leakage optimization during nano-CMOS RTL synthesis: A DOXCMOS Versus DTCMOS perspective

High level synthesis for peak power minimization using ILP

A fast heuristic for leakage-aware synthesis

Peak Power Minimization through Power Management Scheduling

Low power state assignment using ILP techniques

Behavioral level dual-vth design for reduced leakage power with thermal awareness

A thermal-aware ILP-based algorithm in behavioral synthesis